A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC
MetadataShow full item record
A pipelined ADC is generally used for high speeds and high resolutions in applications where latency is not a major concern. This project involves the design of a 10 bit pipelined ADC with a conventional SAR ADC as stage one. The first stage also has an integrated comparator and amplifier. A dynamic automatic gain control scheme is used for the amplification of the first stage residue voltage. Techniques such as redundancy help in achieving higher speed while bidirectional single side switching helps in reducing power consumption. The second stage is a 3 bit per cycle SAR ADC that makes use of a scaled down version of the voltage supply. The ADC designed in this project makes use of 0.13um CMOS technology and is able to achieve a sampling rate of 10MS/s and ENOB of 9.95.