Text compression implementation using an incrementor decompressor
MetadataShow full item record
This thesis describes a test pattern compression scheme that reduces test time by using specific on-chip decompression hardware for updating the test vector. Using the proposed hardware to update the test vector improves the bottleneck of data throughput between the tester and the device under test (DUT). This thesis uses an incrementor and an adder method to implement test decompression and compares the results. These approaches provide faster test times on a linear scale while retaining flexibility of test desired by industry.