Browsing by Subject "VLSI implementation"
Now showing 1 - 1 of 1
- Results Per Page
- Sort Options
Item VLSI architectures and associated CAD algorithms for high performance LDPC codecs(2004-08-16) Aziz, Adnan; Mohiyuddin, MarghoobError correcting codes are widely used in digital communication and storage applications. Traditionally, codec implementation complexity has been measured with a software implementation in mind. We address the VLSI implementation issues for the design of a class of error correcting codes - Low Density Parity Check Codes (LDPCs). Keeping hardware implementation issues in mind, we propose a heuristic algorithm to design an LDPC code. We also motivate the case for multi-rate LDPC coding/decoding and propose a reconfigurable VLSI architecture for multirate LDPC decoders. In addition, we describe a heuristic algorithm that computes an effective LDPC code of any given rate which by construction can be implemented on our reconfigurable LDPC decoder