Low-power high-speed ADC design techniques in scaled CMOS process
| dc.contributor.advisor | Sun, Nan | |
| dc.contributor.committeeMember | Viswanathan, TR | |
| dc.contributor.committeeMember | Pan, David | |
| dc.contributor.committeeMember | Gharpurey, Ranjit | |
| dc.contributor.committeeMember | El-Chammas, Manar | |
| dc.creator | Song, Jeonggoo | |
| dc.creator.orcid | 0000-0002-9591-1557 | |
| dc.date.accessioned | 2020-12-01T23:33:35Z | |
| dc.date.available | 2020-12-01T23:33:35Z | |
| dc.date.created | 2017-12 | |
| dc.date.issued | 2018-01-24 | |
| dc.date.submitted | December 2017 | |
| dc.date.updated | 2020-12-01T23:33:41Z | |
| dc.description.abstract | The power consumption of a single-channel successive approximation register (SAR) analog-to-digital (ADC) tends to linearly increase with its sampling rate (f[subscript s]), when f[subscript s] is small. However, when f[subscript s] passes a certain point for a given technology node, the ADC power P increases at much higher rate and the normalized power efficiency (P/f[subscript s]) starts to degrade rapidly. To enhance the conversion speed of SAR ADC, while maintaining a good power efficiency, this thesis presents speed-enhancing techniques for SAR ADC in nano-scale CMOS technologies. First chapter presents a 2b/cycle hybrid SAR architecture with only 1 differential capacitor-DAC (CDAC). Unlike prior multi-bit/cycle SAR works that make use of only the DAC differential mode (DM) voltage, the proposed architecture exploits both the DM and the common mode (CM). By using two degrees of freedom, 2b/cycle conversion technique can boost the f[subscript s] of the ADC without any additional DAC arrays. High-speed ADCs can boost the conversion speed not only by increasing the f[subscript s] of a single-channel ADC, but also by time-interleaving multiple ADC sub-channels running at a lower rate. For an N-channel time-interleaved (TI) SAR ADC operating at f[subscript s], each sub-SAR channel only needs to operate at f[subscript s]=N. Therefore, each sub-SAR can operate in the linear power versus speed region, leading to a significant power saving compared to a single-channel ADC running at the same sampling rate. Despite of its power efficiency, TI-ADC suffers from mismatches among sub-ADC channels, including gain, offset, and timing mismatches. Among them, timing skew is one of the most difficult errors to calibrate as it is nontrivial to extract and its induced error depends on both the frequency and the amplitude of the input signal. Second chapter of this thesis presents a TI-SAR with a fast variance-based timing-skew calibration technique. It uses a single-comparator based window detector (WD) to calibrate the timing skew. The WD suppresses variance estimation errors and allow precise variance estimation from a significantly small number of samples. It has low-hardware cost and orders of magnitude faster convergence speed compared to prior variance-based timing-skew calibration technique. The last chapter presents another TI-SAR with mean absolute deviation (MAD) based timing-skew calibration technique. In addition to all the advantages presented with the fast variance-based timing-skew calibration technique, the proposed technique further reduces the digital computation power by 50% by eliminating the squaring operations, which are essential in variance-based calibration technique | |
| dc.description.department | Electrical and Computer Engineering | |
| dc.format.mimetype | application/pdf | |
| dc.identifier.uri | https://hdl.handle.net/2152/83817 | |
| dc.identifier.uri | http://dx.doi.org/10.26153/tsw/10812 | |
| dc.subject | Time interleaved ADC | |
| dc.subject | SAR ADC | |
| dc.subject | Variance-based timing-skew calibration | |
| dc.subject | MAD-based timing-skew calibration | |
| dc.subject | 2b/cycle SAR ADC | |
| dc.title | Low-power high-speed ADC design techniques in scaled CMOS process | |
| dc.type | Thesis | |
| dc.type.material | text | |
| thesis.degree.department | Electrical and Computer Engineering | |
| thesis.degree.discipline | Electrical and Computer Engineering | |
| thesis.degree.grantor | The University of Texas at Austin | |
| thesis.degree.level | Doctoral | |
| thesis.degree.name | Doctor of Philosophy |
Access full-text files
Original bundle
1 - 1 of 1
Loading...
- Name:
- SONG-DISSERTATION-2017.pdf
- Size:
- 15.05 MB
- Format:
- Adobe Portable Document Format