Designing an efficient test pattern generator using input reduction with linear operations
dc.contributor.advisor | Touba, Nur A. | |
dc.creator | Lee, Kangjoo | |
dc.date.accessioned | 2018-08-30T18:10:20Z | |
dc.date.available | 2018-08-30T18:10:20Z | |
dc.date.created | 2018-05 | |
dc.date.issued | 2018-05-07 | |
dc.date.submitted | May 2018 | |
dc.date.updated | 2018-08-30T18:10:20Z | |
dc.description.abstract | Advances in fabrication technology have resulted in more complicated systems, being used in ever increasing numbers of applications. The large increase in transistor counts versus the number of pins on the chip has made VLSI testing much harder than ever before. Denser integrated circuits chips increase the required test cases enormously for comprehensive testing of a chip. This results in expensive test cost and long test time. In this thesis, an improved method for on-chip test pattern generation is proposed. It generates a complete test set more efficiently by using input reduction with linear operations. Input reduction for pseudo-exhaustive test pattern generation based on compatible and inverse-compatible relationships between inputs has been proposed in the past. This work extends the concept by using linear combinations of inputs to generate other inputs as a means for further input reduction. Results are presented showing the improvements that can be obtained. | |
dc.description.department | Electrical and Computer Engineering | |
dc.format.mimetype | application/pdf | |
dc.identifier | doi:10.15781/T2X05XX6H | |
dc.identifier.uri | http://hdl.handle.net/2152/68223 | |
dc.language.iso | en | |
dc.subject | Test pattern generator | |
dc.subject | Pseudo-exhaustive testing | |
dc.subject | Compatibility matrix | |
dc.subject | Gauss-Jordan Elimination | |
dc.subject | Linear operations | |
dc.title | Designing an efficient test pattern generator using input reduction with linear operations | |
dc.type | Thesis | |
dc.type.material | text | |
thesis.degree.department | Electrical and Computer Engineering | |
thesis.degree.discipline | Electrical and Computer Engineering | |
thesis.degree.grantor | The University of Texas at Austin | |
thesis.degree.level | Masters | |
thesis.degree.name | Master of Science in Engineering |
Access full-text files
Original bundle
1 - 1 of 1