Noise shaping Asynchronous SAR ADC based time to digital converter

dc.contributor.advisorSun, Nan
dc.contributor.committeeMemberGharpurey, Ranjit
dc.creatorKatragadda, Sowmya
dc.date.accessioned2018-08-06T20:56:23Z
dc.date.available2018-08-06T20:56:23Z
dc.date.created2016-05
dc.date.issued2016-05-03
dc.date.submittedMay 2016
dc.date.updated2018-08-06T20:56:23Z
dc.description.abstractTime-to-digital converters (TDCs) are key elements for the digitization of timing information in modern mixed-signal circuits such as digital PLLs, DLLs, ADCs, and on-chip jitter-monitoring circuits. Especially, high-resolution TDCs are increasingly employed in on-chip timing tests, such as jitter and clock skew measurements, as advanced fabrication technologies allow fine on-chip time resolutions. Its main purpose is to quantize the time interval of a pulse signal or the time interval between the rising edges of two clock signals. Similarly to ADCs, the performance of TDCs are also primarily characterized by Resolution, Sampling Rate, FOM, SNDR, Dynamic Range and DNL/INL. This work proposes and demonstrates 2nd order noise shaping Asynchronous SAR ADC based TDC architecture with highest resolution of 0.25 ps among current state of art designs with respect to post-layout simulation results. This circuit is a combination of low power/High Resolution 2nd Order Noise Shaped Asynchronous SAR ADC backend with simple Time to Amplitude converter (TAC) front-end and is implemented in 40nm CMOS technology. Additionally, special emphasis is given on the discussion on various current state of art TDC architectures.
dc.description.departmentElectrical and Computer Engineering
dc.format.mimetypeapplication/pdf
dc.identifierdoi:10.15781/T2CZ32P3H
dc.identifier.urihttp://hdl.handle.net/2152/65962
dc.language.isoen
dc.subjectTime-to-digital converters
dc.subjectTDC
dc.subjectADC
dc.titleNoise shaping Asynchronous SAR ADC based time to digital converter
dc.typeThesis
dc.type.materialtext
thesis.degree.departmentElectrical and Computer Engineering
thesis.degree.disciplineElectrical and Computer Engineering
thesis.degree.grantorThe University of Texas at Austin
thesis.degree.levelMasters
thesis.degree.nameMaster of Science in Engineering

Access full-text files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
KATRAGADDA-MASTERSREPORT-2016.pdf
Size:
2.03 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
LICENSE.txt
Size:
1.85 KB
Format:
Plain Text
Description: