Thermomechanical Characterization And Modeling For TSV Structures

Jiang, T. F.
Ryu, S. K.
Zhao, Q.
Im, J.
Ho, P. S.
Huang, R.
Journal Title
Journal ISSN
Volume Title

Continual scaling of devices and on-chip wiring has brought significant challenges for materials and processes beyond the 32-nm technology node in microelectronics. Recently, three-dimensional (3-D) integration with through-silicon vias (TSVs) has emerged as an effective solution to meet the future technology requirements. Among others, thermo-mechanical reliability is a key concern for the development of TSV structures used in die stacking as 3-D interconnects. This paper presents experimental measurements of the thermal stresses in TSV structures and analyses of interfacial reliability. The micro-Raman measurements were made to characterize the local distribution of the near-surface stresses in Si around TSVs. On the other hand, the precision wafer curvature technique was employed to measure the average stress and deformation in the TSV structures subject to thermal cycling. To understand the elastic and plastic behavior of TSVs, the microstructural evolution of the Cu vias was analyzed using focused ion beam (FIB) and electron backscattering diffraction (EBSD) techniques. Furthermore, the impact of thermal stresses on interfacial reliability of TSV structures was investigated by a shear-lag cohesive zone model that predicts the critical temperatures and critical via diameters.

Tengfei Jiang, Suk-Kyu Ryu, Qiu Zhao, Jay Im, Paul S. Ho, and Rui Huang. AIP Conference Proceedings 1601, 148 (May., 2014); doi: 10.1063/1.4881348