Show simple item record

dc.contributor.advisorSwartzlander, Earl E.en
dc.creatorKim, Seong-Wanen
dc.date.accessioned2011-06-21T14:18:17Zen
dc.date.accessioned2011-06-21T14:19:06Zen
dc.date.available2011-06-21T14:18:17Zen
dc.date.available2011-06-21T14:19:06Zen
dc.date.issued2011-05en
dc.date.submittedMay 2011en
dc.identifier.urihttp://hdl.handle.net/2152/ETD-UT-2011-05-2730en
dc.descriptiontexten
dc.description.abstractConventional CMOS (the current dominant technology for VLSI) implemented with ever smaller transistors is expected to encounter serious problems in the near future with the need for difficult fabrication technologies. The most important problem is heat generation. The desire for device density, power dissipation and performance improvement necessitates new technologies that will provide innovative solutions to integration and computations. Nanotechnology, especially Quantum-dot Cellular Automata (QCA) provides new possibilities for computing owing to its unique properties. Numerous nanoelectronic devices are being investigated and many experimental devices have been developed. Thus, high level circuit design is needed to keep pace with changing physical studies. The circuit design aspects of QCA have not been studied much because of its novelty. Arithmetic units, especially multipliers and dividers play an important role in the design of digital processors and application specific systems. Therefore, designs for parallel multipliers and dividers are presented using this technology. Optimal design of parallel multipliers for Quantum-Dot Cellular Automata is explored in this dissertation. As a main basic element to build multipliers, adders are implemented and compared their performances with previous adders. And two different layout schemes that single layer and multi-layer wire crossings are compared and analyzed. This dissertation proposes three kinds of multipliers. Wallace and Dadda parallel multipliers, quasi-modular multipliers, and array multipliers are designed and simulated with several different operand sizes. Also array multipliers that are well suited in QCA are constructed and formed by a regular lattice of identical functional units so that the structure is conformable to QCA technology without extra wire delay. All these designs are constructed using coplanar layouts and compared with other QCA multipliers. The delay, area and complexity are compared for several different operand sizes. This research also studies divider designs for quantum-dot cellular automata. A digit recurrence restoring binary divider is a conventional design that serves as a baseline. By using controlled full subtractor cell units, a relatively simple and efficient implementation is realized. The Goldschmidt divider using the new architecture (data tag method) to control the various elements of the divider is compared for the performance.en
dc.format.mimetypeapplication/pdfen
dc.language.isoengen
dc.subjectParallel multipliersen
dc.subjectDividersen
dc.subjectNanotechnologyen
dc.subjectQuantum-dot cellular automataen
dc.titleDesign of parallel multipliers and dividers in quantum-dot cellular automataen
dc.date.updated2011-06-21T14:19:06Zen
dc.contributor.committeeMemberAmbler, Anthony P.en
dc.contributor.committeeMemberDriga, Mircea D.en
dc.contributor.committeeMemberGouda, Mohamed G.en
dc.contributor.committeeMemberTouba, Nur A.en
dc.contributor.committeeMemberSchulte, Michael J.en
dc.contributor.committeeMemberBickerstaff, K'Andrea C.en
dc.description.departmentElectrical and Computer Engineeringen
dc.type.genrethesisen
thesis.degree.departmentElectrical and Computer Engineeringen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorUniversity of Texas at Austinen
thesis.degree.levelDoctoralen
thesis.degree.nameDoctor of Philosophyen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record