Show simple item record

dc.contributor.advisorPatt, Yale N.en
dc.creatorLee, Chang Joo, 1975-en
dc.date.accessioned2011-02-11T17:57:34Zen
dc.date.accessioned2011-02-11T17:57:57Zen
dc.date.available2011-02-11T17:57:34Zen
dc.date.available2011-02-11T17:57:57Zen
dc.date.created2010-12en
dc.date.issued2011-02-11en
dc.date.submittedDecember 2010en
dc.identifier.urihttp://hdl.handle.net/2152/ETD-UT-2010-12-2492en
dc.descriptiontexten
dc.description.abstractMain memory system performance is crucial for high performance microprocessors. Even though the peak bandwidth of main memory systems has increased through improvements in the microarchitecture of Dynamic Random Access Memory (DRAM) chips, conventional on-chip memory systems of microprocessors do not fully take advantage of it. This results in underutilization of the DRAM system, in other words, many idle cycles on the DRAM data bus. The main reason for this is that conventional on-chip memory system designs do not fully take into account important DRAM characteristics. Therefore, the high bandwidth of DRAM-based main memory systems cannot be realized and exploited by the processor. This dissertation identifies three major performance-related characteristics that can significantly affect DRAM performance and makes a case for DRAM characteristic-aware on-chip memory system design. We show that on-chip memory resource management policies (such as prefetching, buffer, and cache policies) that are aware of these DRAM characteristics can significantly enhance entire system performance. The key idea of the proposed mechanisms is to send out to the DRAM system useful memory requests that can be serviced with low latency or in parallel with other requests rather than requests that are serviced with high latency or serially. Our evaluations demonstrate that each of the proposed DRAM-aware mechanisms significantly improves performance by increasing DRAM utilization for useful data. We also show that when employed together, the performance benefit of each mechanism is achieved additively: they work synergistically and significantly improve the overall system performance of both single-core and Chip MultiProcessor (CMP) systems.en
dc.format.mimetypeapplication/pdfen
dc.language.isoengen
dc.subjectMicroprocessoren
dc.subjectMemory systemen
dc.subjectDRAMen
dc.subjectDynamic Random Access Memory chipsen
dc.subjectOn-chip memory systemen
dc.subjectPrefetchingen
dc.subjectCache managementen
dc.subjectBufferen
dc.titleDRAM-aware prefetching and cache managementen
dc.date.updated2011-02-11T17:57:57Zen
dc.contributor.committeeMemberTouba, Nur A.en
dc.contributor.committeeMemberChiou, Dereken
dc.contributor.committeeMemberNamazi, Hosseinen
dc.contributor.committeeMemberMutlu, Onuren
dc.description.departmentElectrical and Computer Engineeringen
dc.type.genrethesisen
thesis.degree.departmentElectrical and Computer Engineeringen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorUniversity of Texas at Austinen
thesis.degree.levelDoctoralen
thesis.degree.nameDoctor of Philosophyen


Files in this item

Icon

This item appears in the following Collection(s)

Show simple item record