Skip to main content
English
Català
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Suomi
Svenska
Türkçe
Tiếng Việt
Қазақ
বাংলা
हिंदी
Ελληνικά
Српски
Yкраї́нська
Log In
Log in with UT EID
Log in
Have you forgotten your password?
Communities & Collections
All of TSW
Statistics
English
Català
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Suomi
Svenska
Türkçe
Tiếng Việt
Қазақ
বাংলা
हिंदी
Ελληνικά
Српски
Yкраї́нська
Log In
Log in with UT EID
Log in
Have you forgotten your password?
Repository Home
UT Electronic Theses and Dissertations
UT Electronic Theses and Dissertations
Developing guidelines for early multithreshold-voltage CMOS design
Developing guidelines for early multithreshold-voltage CMOS design
Access full-text files
txu-oclc-70868745.pdf
(2.19 MB)
Date
2006-05
Authors
Narayanan, Vivek
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Not Available
Department
Electrical and Computer Engineering
Description
Keywords
Power leakage
,
Semiconductors
,
Power gating
LCSH Subject Headings
Citation
URI
http://hdl.handle.net/2152/47200
Collections
UT Electronic Theses and Dissertations
Full item page