A comparative study of adders
MetadataShow full item record
This report compares the area, delay, complexity (in terms of gate count) and power of 16, 32 and 64 bit versions of different types of serial and parallel adders. Ripple carry adder, Carry look-ahead adder, carry select adder and parallel prefix adders like Brent-Kung, Kogge-Stone, Han-Carlson and Ladner-Fischer were studied. For the parallel adders schematics were designed in Cadence Virtuoso Schematic Editor using 2 input NAND, NOR and INVERTER gate as the standard cells in 45nm technology. The other adders were implemented using structural Verilog and synthesized using Design Vision (by Synopsys). Auto Place and Route was performed using Cadence Encounter to get the layout of the adders and then Parasitic Extraction was performed to get the actual routing delay. Post-PNR netlist was used to compare the area, delay and power of the various adders. Area-Delay product was used as a figure of merit to compare the adders.
Showing items related by title, author, creator and subject.
Choi, Youngmoon (2004)Adders are one of the critical elements in VLSI chips because of their variety of usages such as ALUs, floating point arithmetic units, memory addressing and program counting. For this reason, they have been studied for ...
Cho, Heumpil (2006)Quantum-dot cellular automata (QCA) is an emerging nanotechnology for electronic circuits. Its advantages such as faster speed, smaller size, and lower power consumption are very attractive. The fundamental device, ...
Total delay optimization for column reduction multipliers considering non-uniform arrival times to the final adder Waters, Ronald S. (2014-05)Column Reduction Multiplier techniques provide the fastest multiplier designs and involve three steps. First, a partial product array of terms is formed by logically ANDing each bit of the multiplier with each bit of the ...