Show simple item record

dc.contributor.advisorRegister, Leonard F.
dc.creatorPalle, Dharmendar Reddyen
dc.date.accessioned2013-11-07T17:06:59Zen
dc.date.issued2013-08en
dc.date.submittedAugust 2013en
dc.identifier.urihttp://hdl.handle.net/2152/22008en
dc.descriptiontexten
dc.description.abstractThere are many semiconductors with nominally superior electronic properties compared to silicon. However, silicon became the material of choice for MOSFETs due to its robust native oxide. With Moore's observation as a guiding principle, the semiconductor industry has come a long way in scaling the silicon MOSFETs to smaller dimensions every generation with engineering ingenuity and technological innovation. As per the 2012 International Technology Roadmap for Semiconductors (ITRS), the MOSFET is expected to be scaled to near 6 nm gate length by 2025. However, materials, design and fabrication capabilities aside, basic physical considerations such as source to drain quantum mechanical tunneling, channel to gate tunneling, and thermionic emission over the channel barrier suggest an end to the roadmap for CMOS is on the horizon. The semiconductor industry is already aggressively looking for the next switch which can replace the silicon FET in the long term. My Ph.D. research is part of the quest for the next switch. The promises of process compatibility with existing CMOS technologies, fast carriers with high mobilities, and symmetric conduction and valence bands have led to graphene being considered as a possible alternative to silicon. This work looks at three devices based on graphene using first principles atomistic transport simulations and compact models capturing essential physics: the large-area graphene RF FET, the Bilayer pseudoSpin FET, and the double electron layer resonant tunneling transistor. The characteristics and performance of each device is explored with a combination of SPICE simulations and atomistic quasi static transport simulations. The BiSFET device was found to be a promising alternative to CMOS due to extremely low power dissipation. Finally, I have presented formalism for efficient simulation of time dependent transport in graphene for beyond quasi static performance analysis of the graphene based devices explored in this work.en
dc.format.mimetypeapplication/pdfen
dc.language.isoen_USen
dc.subjectGrapheneen
dc.subjectBiSFETen
dc.subjectpseudoSpinen
dc.subjectBeyond CMOSen
dc.subjectInterlayer tunnel FETen
dc.subjectTime dependent quantum transporten
dc.subjectGraphene FETen
dc.titleModeling of graphene-based FETs for low power digital logic and radio frequency applicationsen
dc.date.updated2013-11-07T17:07:00Zen
dc.description.departmentElectrical and Computer Engineeringen
thesis.degree.departmentElectrical and Computer Engineeringen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorThe University of Texas at Austinen
thesis.degree.levelDoctoralen
thesis.degree.nameDoctor of Philosophyen
dc.embargo.terms8/1/2014en
dc.embargo.lift8/1/2014en


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record