• An improved method for register file verification 

    Quan, Tong (2009-08)
    Register file logic verification historically involves comparing two human generated logic sources such as a VHDL code file and a circuit schematic for logic equivalence. This method is valid for most cases, however it ...