• DRAM-aware prefetching and cache management 

    Lee, Chang Joo, 1975- (2011-02-11)
    Main memory system performance is crucial for high performance microprocessors. Even though the peak bandwidth of main memory systems has increased through improvements in the microarchitecture of Dynamic Random Access ...