Copyright

by

Manhong Zhang

2008

The Dissertation Committee for Manhong Zhang certifies that this is the approved version of the following dissertation:

# The Mechanism of the Flatband Voltage Shift by Capping a Thin Layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub>-based Dielectrics

**Committee:** 

Jack C. Lee, Supervisor

Sanjay K. Banerjee

Paul S. Ho

Ray T. Chen

Llewellyn K. Rabenberg

## The Mechanism of the Flatband Voltage Shift by Capping a Thin Layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub>-based Dielectrics

by

## Manhong Zhang, B.S.; M.S.

### Dissertation

Presented to the Faculty of the Graduate School of The University of Texas at Austin in Partial Fulfillment

of the Requirements

for the Degree of

### **Doctor of Philosophy**

The University of Texas at Austin May, 2008

## Dedicated

To my mother

Miao Li

#### Acknowledgements

First of all, I would like to thank my advisor, Dr. Jack Lee for his support and encouragement. His guidance made this degree work more complete and consistent. I also want to thank Dr. Sanjay Banerjee, Dr. Paul Ho, Dr. Ray Chen and Dr. Llewellyn Rosenberg for being my committee members and their support in my Ph.D. study.

I want to give my sincere thanks to my groupmates and my friends at MER, including Akbar, Changyong Kang, Sejong Rhee, Changhwan Choi, Feng Zhu, Injo Ok, Young- Kim, Han Zhao, Sung Il Park, Jung Hwan Yum, Zhihong Huang, Lijuan Zhang, Xin Wang, Yujie Liu, Nan Lu, Jun Liu, Jizuo Zou, Fei Li, Yongqiang Jiang, Shang Tang, Hualiang Shi, Xiaoxia Gao, Junjing Bao, Zhiquan Luo, Bin Li for your friendship and providing me such a friendly and collaborative working environment, making my graduate life enjoyable. I also want to thank MER staffs: Brenda Francis, Carol Assadourian, Jean Toll, Gabriel Glenn, Joyce Kokes, Jo Ann Smith, James Hitzfelder, Kristen Hicks, Terry Mattord, William James, William Ostler, and William Fordyce for your sincerely help and assistance during my graduate study.

Finally, I want to deeply appreciate for my mother, Miao Li, my sister Xiuhong Zhang and my brother Quanhong Zhang for your unconditional love, and endless support. I won't finish my study without your love and support.

## The Mechanism of the Flatband Voltage Shift by Capping a Thin Layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub>-based Dielectrics

Publication No.\_\_\_\_\_

Manhong Zhang, Ph.D. The University of Texas at Austin, 2008

Supervisor: Jack C. Lee

Continuing to scale down the transistor size makes the introduction of high-k dielectric necessary. However, there are still a lot of problems with high-k transistors such as worse reliability and Fermi-level pinning. In HfO<sub>2</sub>, low crystallization temperature, fixed charge in the bulk and low quality of the Si/HfO<sub>2</sub> interface cause reliability problems. Fermi-level pinning results in high threshold voltage.

For the first work in this dissertation, forming  $Hf_{1-x}Ta_xO$  through doping  $HfO_2$  with Ta is used to improve the crystallization temperature and electron mobility.

Then, the fluorine passivation of high-k dielectrics is studied. With fluorine passivation, the electron mobility was improved in NMOSFETs with

gate stacks of poly-Si/TaN/HfO<sub>2</sub>/p-Si with thin TaN layers. Inserting a 1.5nm layer of HfSiON between TaN and HfO<sub>2</sub> completely blocked the fluorine atoms so that they could not reach the Si interface. Thus, no mobility was improved even with fluorine implantation.

In order to decrease threshold voltage, we must study mechanisms of Fermi level pinning (FLP) in high-k gate stacks. We summarize three FLP mechanisms: (1) the dipole formation at the interface between metal gate and high-k dielectric due to hybridization; 2) the dipole formation through oxygen vacancy mechanism; (3) the dipole formation at the interface between high-k dielectric and interfacial SiO<sub>2</sub>.

The rest of dissertation focuses on the mechanism of  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub>-based high-k dielectrics with TaN, W and Pt metal gate. It is proposed that the negative  $V_{fb}$ shift with TaN metal gate be due to the dipole formation at the interface between Me<sub>2</sub>O<sub>3</sub> and the interfacial SiO<sub>2</sub>. An XPS (X-ray photoelectron spectroscopy) study of Gd<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub> indicates clear Si, O and Gd related bonding state change at the interface between Gd<sub>2</sub>O<sub>3</sub> (or GdSiO) and the interfacial SiO<sub>2</sub>. So the bonding state change is the root cause of the dipole formation. When there is an oxygen deficiency in Me<sub>2</sub>O<sub>3</sub>, another dipole formation through oxygen vacancy mechanism can also be observed. For a full understanding of the V<sub>fb</sub> shift, all three FLP mechanisms must be considered.

## **Table of Contents**

Chapter 1 Introduction1
1.1 Necessity for the high-k dielectric introduction1
1.2 Issues with high-k dielectrics
1.3 Fermi-level pinning in high-k dielectrics5
1.4 Outline
1.5 References
Chapter 2 Doping HfO <sub>2</sub> with Ta to Form HfTaO Gate Dielectrics15
2.1 Overview
2.2 Introduction
2.3 Experimental16
2.4 Results and discussion
2.5 Summary
2.6 References
Chapter 3 Fluorine Passivation in Gate Stacks of poly-Si/TaN/HfO $_2$ (and
HfSiON/HfO <sub>2</sub> )/ Si
3.1 Overview
3.2 Introduction
3.3. Experimental
3.4 Results and discussion
3.5 Summary
3.6 References
Chapter 4 Literature Review of Fermi-level Pinning Mechanisms in a high-k
gate stack
4.1 Overview
4.2 Fermi level pinning mechanisms43
4.2.1 The dipole formation at the interface between metal gate and high-k
dielectrics due to hybridization43

4.2.2 The dipole formation through oxygen vacancy (Vo) mechanism	n
high-k dielectrics4	4
4.2.3 The dipole formation at the interface between high-k dielectric an	d
interfacial SiO <sub>2</sub> 5	1
4.3 Flatband voltage of a metal-oxide-semiconductor capacitor with a dipole in	n
the gate stack	2
4.4 Summary	7
4.5 References	7
Chapter 5 Literature Review of Studies on Oxides of Lanthanides as High-	·k
Gate Dielectrics	1
5.1 Overview	1
5.2 Introduction	1
5.3 Literature studies on Y <sub>2</sub> O <sub>3</sub> , Gd <sub>2</sub> O <sub>3</sub> , Dy <sub>2</sub> O <sub>3</sub> and La <sub>2</sub> O <sub>3</sub> 6	2
5.4 Comparison of different oxides of lanthanides	8
5.5 Summary7	0
5.6 References	0
Chapter 6 $V_{fb}$ Shift of SiO <sub>2</sub> and HfO <sub>2</sub> with TaN Metal Gate: Varying N <sub>2</sub> Flor	W
during TaN Deposition7	4
6.1 Overview	4
6.2 Motivation	4
6.3 Experimental7	5
6.4 Results and discussion7	6
6.5 Summary	1
6.6 References	1
Chapter 7 Capping a Thin Layer of $Me_2O_3$ (Me=Gd, Y and Dy) on SiO <sub>2</sub> and	d
HfO <sub>2</sub> with TaN Metal Gate8	2
7.1 Overview	2
7.2 Experimental	3

7.3 $V_{fb}$ analysis of MOSCAPs with different gate stacks
7.3.1 Varying the thickness of the $HfO_2$ barrier layer between $Me_2O_3$ and the
beveled SiO <sub>2</sub> 84
7.3.2 Mixing HfO <sub>2</sub> with Me <sub>2</sub> O <sub>3</sub> 85
7.3.3 Gd <sub>2</sub> O <sub>3</sub> stacks on n- and p- Si substrates87
7.3.4 $V_{fb}$ analysis: the effect of the different interfaces (TaN/HfO <sub>2</sub> ,
TaN/Me <sub>2</sub> O <sub>3</sub> , HfO <sub>2</sub> /SiO <sub>2</sub> and Me <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> )
7.3.5 $V_{fb}$ analysis: the effect of varying the beveled SiO <sub>2</sub> and Me <sub>2</sub> O <sub>3</sub>
thickness
7.3.6 Interaction between sputtered $SiO_2$ and $Me_2O_3$ with a HfO <sub>2</sub> barrier
layer
7.3.7 Interaction between sputtered $SiO_2$ and $Me_2O_3$ without $HfO_2$ barrier
layer
7.3.8 Interaction between sputtered $SiO_2$ and $(Gd_2O_3)_{1-x}(S-SiO_2)_x$ without
and with a HfO <sub>2</sub> barrier layer
7.4 XPS study of Gd <sub>2</sub> O <sub>3</sub> capping102
7.4.1 Thick beveled SiO <sub>2</sub> layers102
7.4.2 Thin beveled SiO <sub>2</sub> layers
7.4.3 Angle-resolved XPS measurement106
7.5 The model of the negative $V_{fb}$ shift due to $Me_2O_3$ capping on $SiO_2$ 109
7.6 NMOSFETs with Me <sub>2</sub> O <sub>3</sub> capping on the beveled SiO <sub>2</sub> layers111
7.7 Summary
7.8 References
Chapter 8 Me <sub>2</sub> O <sub>3</sub> (Me=Gd, Y and Dy) Capping on SiO <sub>2</sub> and HfO <sub>2</sub> with W and Pt
Metal Gate
8.1 Overview
8.2 Motivation
8.2 $V_{fb}$ shift analysis: comparison of different gate stacks with W gate120

8.2.1 $V_{fb}$ analysis: the effect of the different interfaces (W/HfO <sub>2</sub> , W/Me <sub>2</sub> O <sub>3</sub> ,
HfO <sub>2</sub> /SiO <sub>2</sub> and Me <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> )120
8.2.2 $V_{\rm fb}$ analysis: the effect of varying the beveled $SiO_2$ and $Me_2O_3$
thickness122
8.3 $V_{fb}$ shift analysis: comparison of different gate stacks with Pt gate125
8.3.1 Thick beveled SiO <sub>2</sub> layers125
8.3.2 Thin beveled SiO <sub>2</sub> layers128
8.4 Summary
8.5 References
Chapter 9 XPS Study of Gate Metal Bonding State Change at the Metal-
dielectric Interface132
9.1 Overview
9.2 XPS technique
9.3 Experimental
9.4 Summary
9.5 References
Chapter 10 Summary and Future Work140
10.1 Summary140
10.2 Future work144
10.2.1 Clarifying the $V_{fb}$ shift of TaN/HfO <sub>2</sub> /SiO <sub>2</sub> /p-Si versus the beveled
SiO <sub>2</sub> thickness144
10.2.2 Clarifying the dipole formation at the interface between MeSiO and
the interfacial SiO <sub>2</sub> on the atomic scale144
10.2.3 Further $V_{fb}$ study of $Me_2O_3$ capping with Pt metal gate145
10.2.4 Further XPS study of binding energy profile of the metal element in a
metal gate146
Appendix:publications147
Bibliography149

## **Chapter 1**

### Introduction

#### 1.1 Necessity for the high-k dielectric introduction

Moore's law states that the density of transistors on chips doubles every 24 months or so. To keep on the Moore's Law curve, the size of transistors must be halved. Such a scaling of integration technology has been the crucial element for Si-based microelectronics industry for more than 40 years. The size reduction of transistors includes both gate length and gate oxide thickness. Fig.1.1 shows technology node and transistor physical gate length in Intel microprocessors [1].



Fig.1.1 Technology node and transistor physical gate length in Intel microprocessors [1].



Fig.1.2 NMOSFET current densities versus gate bias with varying SiO<sub>2</sub> thickness with N+ Poly electrode and an area of  $100 \times 100 \ \mu m^2$ . Additional data on a smaller area of  $10 \times 10 \ \mu m^2$  were shown by crosses for the two lowest thicknesses (1.2 and 1.5 nm). The series resistance in p-silicon substrate for negative bias and the additional channel resistance for positive bias increasingly impacted the leakage current in thin gate oxide. The smaller area decreased the influence of the channel resistance [2].

At 90 and 65 nm nodes, the gate oxide has been reduced to 1.2nm already, about 5 Si atoms thick. The gate oxide can not be scaled down anymore. High leakage current due to tunneling wastes too much power and heats the chips. Fig.1.2 shows the leakage current of n-channel metal-oxide-

semiconductor field effect transistors (NMOSFET) with varying gate  $SiO_2$  thickness [2].

The solution is to introduce high-k materials in the gate oxide. High-k materials such as  $HfO_2$ ,  $ZrO_2$  and  $La_2O_3$  have high dielectric constant (>20) compared to SiO<sub>2</sub> (~4). So a thicker physical thickness of high-k materials can have the same capacitance as a thinner thickness of SiO<sub>2</sub>. Thus, a thicker layer of high-k materials with a lower leakage current can have the same controllability over channel as a thinner SiO<sub>2</sub> layer with a higher leakage current. The thickness of SiO<sub>2</sub> layer is called the equivalent oxide thickness (EOT) of the high-k layer, as both layers give the same capacitance. Intel 45nm technology has used high-k dielectrics in transistors with fivefold reduction in leakage at the same drive current.

#### 1.2 Issues with high-k dielectrics

The criteria for high-k dielectrics are high dielectric constant, thermodynamic stability and proper conduction and valence band offset on Si. HfO<sub>2</sub> based dielectrics were first zeroed in as good candidates. However, initial implementation of high-k dielectrics into transistors encountered two problems [3]: (1) Degraded mobility due to scattering of interfacial dipole between SiO<sub>2</sub> and HfO<sub>2</sub>, phase separation and crystallization, fixed charges, remote phonon and remote surface roughness.

(2) High threshold voltage due to Fermi-level pinning (FLP) at the interface between  $HfO_2$  and poly-Si gate electrode.

A lot of efforts have been done to understand the mechanisms and improve material qualities during the last decade.

#### Develop the new deposition method

Besides physical vapor deposition (PVD) such reactive sputter and metal organic chemical vapor deposition (MOCVD), a new deposition approach called atomic layer deposition (ALD) has been developed. High-k dielectric grown by ALD has shown less fixed charge and remote surface roughness, and is as smooth as a layer of atoms.

#### Improve crystallization temperature

Using HfSiO, HfSiON or doping HfO<sub>2</sub> with another high-k metal oxide such asTiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, La<sub>2</sub>O<sub>3</sub> are found to increase the high-k crystallization temperature and improve the transistor performance greatly.

#### **Introduce metal gates**

Instead of poly-Si gate electrode, the adoption of metals such as TaN and TiN as gate electrode (called metal gate) is found to remove the poly-depletion effect and decrease remote phonon scattering. At the same time, FLP is also relaxed. However, it does not disappear and becomes more serious after the high temperature anneal for low EOTs (~1nm) [6, 13].

#### 1.3 Fermi-level pinning in high-k dielectrics

There are three mechanisms of the FLP:

(1) The dipole formation at the interface between metal gate and high-k dielectric due to hybridization [7-10].

(2) The dipole formation through oxygen vacancy (Vo) mechanism, which is especially important for poly-Si and p-metal after high-temperature anneal [9, 11-13].

(3) The dipole formation at the interface between high-k dielectric and interfacial  $SiO_2$  [14-17]. It is not a FLP according to the strict definition of FLP.

All three mechanisms were identified but not fully understood.



Fig.1.3 NMOSFET and PMOSFET high frequency CV characteristics of ALD  $HfO_2$  and  $SiO_2$  with n+ and p+ poly-Si gates [3]. The ALD  $HfO_2$  has 9Å interfacial  $SiO_2$ .



Fig.1.4 Effective work function for Re, Pd and Pt on HfO<sub>2</sub>. HfO<sub>2</sub> was deposited by ALD. Post deposition annealing (PDA) was done in NH<sub>3</sub>. Re, Pd and Pt was sputtered on the photoresist patterned oxide. Samples were annealed in forming gas at 400 °C after the backside Al contact deposition [5].

Fig.1.3 shows NMOSFET and PMOSFET high frequency capacitancevoltage (CV) characteristics of ALD HfO<sub>2</sub> and SiO<sub>2</sub> with n+ and p+ poly-Si gates [4]. Unlike SiO<sub>2</sub>, changing the poly-Si doping from n+ to p+ does little to shift the HfO<sub>2</sub> CVs. The reason is the Fermi-level pinning (FLP) at poly-Si/HfO<sub>2</sub> interface. By switching to metal gates, FLP is relaxed but does not appear. It is found that the effective work function of a metal gate extracted from EOT-V<sub>fb</sub> analysis is different from metal's vacuum work function [5, 8-10].

Fig.1.4 shows effective work function of Re, Pd and Pt on the ALD grown  $HfO_2$  [5]. The stacks did not go through any high temperature anneal. This kind of work function reduction is due to the dipole formation at the interface between metal and high-k dielectric due to hybridization [8-10].

Even the effective work function of a PMOSFET metal gate in a gate stack with a thin interfacial SiO<sub>2</sub> layer is near Si valence bandedge initially, it will decrease when the whole gate stack goes through a high temperature anneal. Fig.1.5 shows universal PMOSFET V<sub>t</sub> vs.  $T_{inv}$  curve for multiple HfO<sub>2</sub>/metal stacks after 1000°C, 5s rapid thermal anneals (RTAs) [6]. Here V<sub>t</sub> is threshold voltage of a PMOSFET.  $T_{inv}$  is the equivalent oxide thickness of a MOSFET in the inversion region. This V<sub>t</sub> roll-off is caused by the FLP through the oxygen vacancy (Vo) mechanism [13].



Fig.1.5 Universal PMOSFET V<sub>t</sub> vs.  $T_{inv}$  curve for multiple HfO<sub>2</sub>/metal stacks after 1000°C, 5s rapid thermal anneals (RTAs) [6].

As the FLP through Vo mechanism causes the flatband voltage (V<sub>fb</sub>) to shift to the negative direction, a NMOSFET metal gate with an effective work function near 4.0 eV is relatively easy to realize. TaC is such a candidate. A PMOSFET metal gate with an effective work function near 5.1 eV is very difficult to realize for EOT ~1nm [6, 13]. Intel 45nm technology has adopted the gate-last approach to circumvent high temperature anneal for the metal gates. Other companies are still working hard to realize the gate-first approach.

#### 1.4 Outline

Chapter 1 has given an introduction about challenges of scaling  $SiO_2$  and the necessity of the high-k dielectric introduction. Issues of high-k dielectrics and FLP mechanisms in a gate stack of poly-Si (metal gate)/high-k dielectric/Sisubstrate are briefly explained.

Chapter 2 studies doping  $HfO_2$  with Ta to form  $Hf_{1-x}Ta_xO$ . Electron mobility is shown to increase with the increase of the crystallization temperature of  $Hf_{1-x}Ta_xO$ . The highest crystallization temperature and the maximum mobility was observed at x=0.4.

Chapter 3 studies the fluorine passivation of high-k dielectrics through ion implantation. The electron mobility was shown to improve in NMOSFETs with gate stacks of poly-Si/TaN/HfO<sub>2</sub>/Si-substrate with thin TaN thickness. Inserting a 1.5nm layer of HfSiON between TaN and HfO<sub>2</sub> completely blocked the fluorine atoms so that they could not reach the interface. Thus, no mobility was improved.

Chapter 4 reviews literature studies on three mechanisms of Fermi level pinning:

(1) The dipole formation at the interface between metal gate and high-k dielectric due to hybridization.

(2) The dipole formation through oxygen vacancy (Vo) mechanism, which is especially important for poly-Si and p-metal after high-temperature anneal.

(3) The dipole formation at the interface between high-k dielectric and interfacial SiO<sub>2</sub>

The status of literature studies on the oxygen vacancy (Vo) mechanism in a high-k gate stack is reviewed and some drawbacks in Shiraishi's model and Guha's model are pointed out. Finally, a general expression of flatband voltage with a dipole layer and a bulk charge distribution in the dielectric is introduced.

Chapter 5 reviews literature studies of oxides (Me<sub>2</sub>O<sub>3</sub>) of lanthanides as high-k gate dielectrics. The negative  $V_{fb}$  shift with TaN, TiN and TaC is proposed to be related to the interaction between Me<sub>2</sub>O<sub>3</sub> and interfacial SiO<sub>2</sub>. The positive  $V_{fb}$  shift with Pt is shown to be related to the Pt/high-k dielectric interface. We show that in order to understand the mechanism of the  $V_{fb}$  shift with a thin layer of Me<sub>2</sub>O<sub>3</sub> capping, we must study two dipoles together: the dipole at Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface and the dipole at metal/high-k dielectric interface. For low EOT, all three FLP mechanisms must be considered.

Chapter 6 studies TaN characteristics versus  $N_2$  flow rate during TaN deposition. The  $V_{fb}$  shift for gate stacks with HfO<sub>2</sub> and SiO<sub>2</sub> gate dielectrics without and with a high temperature anneal (PMA) is characterized. The

formation of a thin layer of TaON is proposed after PMA, which determines the dipoles at TaN/SiO<sub>2</sub> and TaN/HfO<sub>2</sub> interfaces.

Chapter 7 (with TaN) and 8 (with W and Pt) study the mechanisms of the V<sub>fb</sub> shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> based-dielectrics. It is shown that among MeHfO, MeSiO, the dipole at the interface of metal gate and high-k dielectrics, none is the reason of the negative  $V_{fb}$  shift for thick interfacial SiO<sub>2</sub> layers (or large EOTs). The root cause is found to be the interaction between Me<sub>2</sub>O<sub>3</sub> and the interfacial SiO<sub>2</sub>. A MeSiO layer forms due to the solid reaction between  $Me_2O_3$  and the interfacial  $SiO_2$ layer, and a dipole appears at the interface of the MeSiO layer and the interfacial  $SiO_2$  layer. An XPS (X-ray photoelectron spectroscopy) study of  $Gd_2O_3$  capping on SiO<sub>2</sub> indicates clear Si, O and Gd related bonding configuration change at the interface between Me<sub>2</sub>O<sub>3</sub> (or MeSiO) and the interfacial SiO<sub>2</sub>. When there is an oxygen deficiency in Me<sub>2</sub>O<sub>3</sub>, another dipole formation through oxygen vacancy mechanism can also be observed. Three metal gates of TaN, W and Pt have been studied. Experiments were also performed to explore possible interaction among three dipoles for thin interfacial SiO<sub>2</sub> layers (or small EOTs): the dipole at the interface of metal gate and high-k dielectrics, the dipole induced by the interaction between Me<sub>2</sub>O<sub>3</sub> and the interfacial SiO<sub>2</sub>, and the dipole formation through oxygen vacancy mechanism.

Chapter 9 gives an introduction to X-ray photoelectron spectroscopy (XPS). A new method based on the measured binding energy profile of the metal element in a metal gate is proposed to study the effective work function of the metal gate.

Chapter 10 summarizes the work done in this dissertation, and possible future works are suggested.

#### **1.5 References**

[1] Gerald Marcyk, Robert Chau, "New Transistors for 2005 and Beyond", http://www.intel.com/technology/architecture-silicon/silicon.htm.

[2] C. Leroux, P. Mur, N. Rochat, D. Rouchon, R. Truche, G. Reimbold, G. Ghibaudo, "Characterization and modeling of nanometric  $SiO_2$  dielectrics", Microelectronic Engineering **72**, 121 (2004).

[3] Mark T. Bohr, Robert S. Chau, Tahir Ghani, and Kaizad Mistry, "high-k solution", IEEE spectrum, 44, 29 (2007).

[4] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant,
L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R.
Rai, L. Hebert, H. Tseng, B. White and P. Tobin, "Fermi Level Pinning at the
PolySi/Metal Oxide Interface", 2003 VLSI 2003, pp.9

[5] Diefeng Gu, Sandwip K. Dey, Prashant Majhi, "Effective work function of Pt, Pd, and Re on atomic layer deposited HfO<sub>2</sub>", Appl. Phys. Lett., **89**, 082907 (2006).

[6] V. Narayanan, V. K. Paruchuri, E. Cartier, B. P. Linder, N. Bojarczuk, S. Guha, S. L. Brown, Y. Wang, M. Copel, T. C. Chen, "Recent advances and current challenges in the search for high mobility band-edge high-k/metal gate stacks", Microelectronic Engineering **84**, 1853 (2007).

[7] J. Tersof, "Schottky barrier heights and the continuum of gap states, "Phys. Rev. Lett. **84**, 465 (1984).

[8] Yee-Chia Yeo, Tsu-Jae King, and Chenming Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology", J. Appl. Phys. **92**, 7266 (2002).

[9] K. Shiraishi, Y. Akasaka, S. Miyazaki, T. Nakayama, T. Nakaoka, G. Nakamura, K. Torii, H. Furutou, A. Ohta, P. Ahmet, K. Ohmori, H. Watanabe, T. Chikyow, M. L. Green, Y. Nara, and K. Yamada, "Uinversal theory of workfunction at metal/Hf-based high-k dielectrics interface \_\_Guiding principles for gate metal selection\_", 2005 IEDM Tech. Digest, p.43.

[10] K. Ohmori, P. Ahmet, M. Yoshitake, T. Chikyow, K. Shiraishi K. Yamabe, H. Watanabe, Y. Akasaka and Y. Nara, K.-S. Chang, M. L. Green, and K. Yamada "Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of HfO<sub>2</sub> gate stack structures", J. Appl. Phys. **101**, 084118 (2007).

[11] Kenji Shiraishi, Keisaku Yamada, Kazuyoshi Torii, Yasushi Akasaka, Kiyomi Nakajima, Mitsuru Konno, Toyohiro Chikyow, Hiroshi Kitajima, Tsunetoshi Arikado, Yasuo Nara, "Oxygen-vacancy-induced threshold voltage shifts in Hf-related high-k gate stacks", Thin Solid Films **508**, 305(2006).

[12] Kenji Shiraishi, Yasushi Akasaka, Naoto Umezawa, Yasuo Nara, Keisaku Yamada, Hideki Takeuchi, Heiji Watanabe, Toyohiro Chikyow and Tsu-Jae King Liu, Theory of Fermi level pinning of high-k dielectrics", SISPAD 2006, pp 306.

[13] Yasushi Akasaka, Genji Nakamura, Kenji Shitaishi, Naoto Umezawa, Kikuo Yamabe, Osamu Ogawa, Myoungbum Lee, Toshio Amiaka, Tooru Kasuya, Heiji Wantanabe, Toyohiro Chiyow, Fumio Ootsuka, Yasuo Nara and Kunio Nakamura, "Modified Oxygen Vacancy Induced Fermi Level Pinning Model Extendable to P-Metal Pinning", Jpn. J. App. Phy. **45**, L1289 (2006).

[14] H. N. Alshareef, M. Quevedo-Lopez, H. C. Wen, R. Harris, P. Kirsch, P. Majhi, B. H. Lee, and R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Work function engineering using lanthanum oxide interfacial layers", Appl. Phys. Lett. **89**, 232103 (2006).

[15] S. Guha, V. K. Paruchuri, M. Copel, V. Narayanan, Y. Y. Wang, P. E. Batson, N. A. Bojarczuk, B. Linder, and B. Doris, "Examination of flatband and threshold voltage tuning of  $HfO_2$  /TiN field effect transistors by dielectric cap layers", Appl. Phys. Lett. **90**, 092902 (2007).

[16] P. Sivaramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A.
Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J.
Lichtenwalner, 1J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G.
Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET
V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007
pp. 68.

[17] X.P.Wang, H.Y.Yu, M.-F.Li, C.X.Zhu, S. Biesemans, Albert Chin, Y.Y. Sun, Y.P.Feng, Andy Lim, Yee-Chia Yeo, Wei Yip Loh, G. Q. Lo and Dim-Lee Kwong, "Wide  $V_{fb}$  and  $V_{th}$  tubability for Metal-Gated MOS devices with HfLaO gate dielectrics", Electron Device Letters, 28, 258 (2007).

## **Chapter 2**

#### **Doping HfO<sub>2</sub> with Ta to Form HfTaO Gate Dielectrics**

#### 2.1 Overview

In this chapter, n-channel metal-oxide-semiconductor transistors (NMOSFETs) using HfTaO with varying Ta composition (20%, 30%, 40% and 50%) have been fabricated and characterized. Crystallization temperatures of HfTaO with varying Ta composition were also measured. It was found that HfTaO with 40% Ta exhibited the highest crystallization temperature of 900°C, while 35% and 52% HfTaO showed crystallization temperature of 800°C. The results demonstrate that HfTaO NMOSFETs exhibit higher electron mobility than controlled HfO<sub>2</sub> devices. Of them, the transistor with 40% Ta shows the highest electron mobility.

#### **2.2 Introduction**

Hf-based dielectrics have been studied extensively and are considered to be the most promising high-k material for the metal-oxide-semiconductor transistor (MOSFET) application [1-4]. Excellent device performance has been achieved. However, "undoped" HfO<sub>2</sub> possesses low crystallization temperature (<  $600^{\circ}$ C). Incorporating Si and N can improve the crystallization temperature greatly [5-7]. Another method to increase crystallization temperature is using the multi-metal oxide approach. Both the mixture of Hf and Ti and that of Hf and Ta have been reported, and reasonable good device performance has been demonstrated [8, 9]. Since Ti and Ta tend to react with Si substrate causing large leakage current, a barrier layer between Si substrate and the oxide of Ti or Ta is needed. Surface nitridation has been used to form such a barrier layer [8], but it causes the mobility degradation and sometimes very leaky dielectrics. Depositing a thin Hf layer at the bottom is another way to form a barrier layer and has demonstrated for HfTiO system [9]. In this chatper, we have developed multi-metal oxide MOSFETs using HfTaO/HfO<sub>2</sub> bi-layer structure as gate dielectrics with varying Ta composition.

#### **2.3 Experimental**

For the purpose of characterizing the crystallization temperature of HfTaO, 150 Å multi-metal oxides of Hf and Ta on 50 Å SiO<sub>2</sub> were cosputtered in Ar using varying power ratios and then annealed at varying temperatures for 1 min in N<sub>2</sub>. X-ray diffraction (XRD) was used to characterize the crystallization temperature of HfTaO. The n-type MOSFET (NMOSFET) structure with TaN/HfTaO/HfO<sub>2</sub>/p-Si was used in this study. After field oxide growth and active area patterning, Hf or Hf and Ta mixture were sputtered at room temperature. The thickness of dielectrics was measured by an elipsometer. Post-deposition annealing (PDA) was done in a furnace at 500 °C in N<sub>2</sub> for 5 min. TaN gate electrode (2000 Å) was deposited using reactive sputtering and etched using reactive ion etching (RIE) in CF<sub>4</sub> gas. For transistor fabrication, after TaN etching, Phosphorous was implanted using the energy of 50 KeV and the dose of  $5\times10^{15}$  cm<sup>2</sup>. Implantation activation was done at 900 °C for 1 min using rapid thermal annealing (RTA). After activation, each wafer was cut into two pieces. One piece was then annealed in D<sub>2</sub>/N<sub>2</sub> gas at 600 °C for 20 min and the other piece skipped this step. Finally to finish the transistor fabrication, Al was deposited on the backside of wafers and annealed in forming gas at 400 °C for 30 min.

#### 2.4 Results and discussion

Fig.2.1 shows the crystallization temperature of HfTaO for Ta composition varying from 15% to 50%. HfO<sub>2</sub> was found to crystallize at temperature as low as 400°C. HfTaO with 40% Ta sample exhibited the highest crystallization temperature of 900°C. Both 30%- and 50%-Ta HfTaO crystallized at 800 °C.



Fig.2.1 Crystallization temperature of HfTaO with different Ta composition measured by XRD. The incident angle of X-ray: 3 ° was used.



Fig.2.2 Gate stacks used for MOSFET fabrication

The stack structures of dielectrics used here is HfTaO/HfO<sub>2</sub>/Si substrate. Two thicknesses (S1 and S2) of HfTaO were chosen (Fig.2.2). In S1, 20Å Hf<sub>1</sub>. <sub>x</sub>Ta<sub>x</sub>O with x=0, 20%, 30%, 40%, 50% were deposited. In S2, 13Å Hf<sub>1-y</sub>Ta<sub>y</sub>O with y=30%, 40%, 50% were deposited. The 30 Å HfO<sub>2</sub> barrier layer was chosen in both S1 and S2 to avoid the diffusion of Ta to Si substrate while maintaining small equivalent oxide thickness (EOT).



Fig.2.3 CV curves of capacitors with an area of  $5 \times 10^{-5}$  cm<sup>2</sup> at 1 MHz without D<sub>2</sub> annealing. The gate stack structure HfTaO/HfO<sub>2</sub>/Si is shown in the inset. In the structure of S1, the thickness of the top HfTaO layer is 20 Å; in S2, it is 13 Å.

Fig.2.3 shows capacitance versus voltage (CV) curves of capacitors with an area of  $5 \times 10^{-5}$  cm<sup>2</sup> at 1 MHz. These capacitor patterns were on the transistor wafers without D<sub>2</sub> annealing. CV curves were simulated using the CVC program, and the EOT and the flat-band voltage V<sub>fb</sub> were extracted. Their values were presented in the figure. As can be seen, the higher the Ta composition, the higher the EOT. V<sub>fb</sub>'s for different Ta composition are almost the same, indicative of no much extra charge introduced by Ta incorporation. Capacitors in S2 have larger EOTs than those in S1.





Fig.2.4 Effective mobility of HfTaO NMOSFETs (S1) without and with  $D_2$  annealing: (a) S1, (b) S2.

Fig.2.4 shows the effective mobility characteristics of the n-MOSFETs in S1 and S2. Fig.2.5 shows threshold swing, mobility at 1MV/cm and V<sub>th</sub> versus Ta composition. Without 600 °C D<sub>2</sub> annealing, typical threshold voltages (V<sub>th</sub>) and the corresponding -threshold swings (S) of Hf<sub>1-x</sub>Ta<sub>x</sub>O transistors (S1) with x=0, 20%, 30%, 40%, and 50% were V<sub>th</sub>(S)=0.427 (84), 0.445 (88), 0.475 (95), 0.420 (72) and 0.425 V(96 mV/decade), respectively. With 600 °C D<sub>2</sub> annealing for 20 min, threshold voltages and the corresponding -threshold swings became

 $V_{\text{th}}$  (S)= 0.326 (66), 0.325 (70), 0.335 (70), 0.365 (64), 0.380 V (76 mV/decade), respectively. At 1 MV/cm, the values of the effective mobility ( $\mu_{eff}$ ) of Hf<sub>1</sub>.  $_{x}Ta_{x}O$  transistors (S1) with x=0, 20%, 30%, 40%, and 50% were 104, 117, 142, 160, and 140  $\text{cm}^2/\text{Vs}$ , respectively. The effective mobility was calculated the split CV method. After D<sub>2</sub> annealing, the corresponding values were 147, 154, 176, 194, and 170 cm<sup>2</sup>/Vs. D<sub>2</sub> annealing improved the mobility by passivating the dangling bonds in high-k dielectrics Of all HfTaO transistors (S1) with different Ta composition, the transistor with 40% Ta gives the best S and  $\mu_{eff}$ ; the transistors with 30% and 50% Ta composition show the next best results. This trend is in agreement with the change of the crystallization temperature of HfTaO with different Ta composition. In order to determine the lowest thickness of HfTaO which can keep such a performance trend, we fabricate n-MOSFETs with 13 Å top HfTaO layer (S2). Without 600 °C D<sub>2</sub> annealing, threshold voltages (V<sub>th</sub>) and the corresponding -threshold swings (S) of Hf<sub>1-y</sub>Ta<sub>y</sub>O transistors (S2) with y= 30%, 40%, and 50% were V<sub>th</sub> (S)=0.470 (85), 0.472 (84), 0.525 V (84 mV/decade), respectively. With 600  $^{o}C$   $D_{2}$  annealing for 20 min, threshold voltages and the corresponding -threshold swings changed to V<sub>th</sub> (S) = 0.346 (68), 0.336 (67), 0.390 V(67 mV/decade), respectively. At 1 MV/cm, the values of the effective mobility ( $\mu_{eff}$ ) of Hf<sub>1-v</sub>Ta<sub>v</sub>O transistors (S2) with y=30%, 40%, and 50% were 119, 124 and 152  $\mbox{cm}^2/\mbox{Vs},$  respectively. With  $D_2$ annealing, the corresponding values increased to 149, 146 and 175  $\text{cm}^2/\text{Vs}$ ,

respectively. Of three Ta compositions in S2, the transistor with 50% shows the highest mobility. The difference from S1 might be due to: (1) in S2, the thickness of  $Hf_yTa_{1-y}O$  is not large enough to follow the trend of the crystallization temperature change; (2) during the implantation activation, Ta diffused to Si substrate and changed the Ta composition of the top  $Hf_yTa_{1-y}O$ .




Fig.2.5 (a) Subthreshold swing, (b) Mobility at 1MV/cm and (c)  $V_{th}$  versus Ta composition.

Fig.2.6 shows the leakage current (J) vs. EOT characteristics at  $|V_g-V_{fb}|=1.0$  V. Without post metal-deposition annealing (PMA), the leakage current of capacitors consisting of variable thickness of 35% Hf<sub>1-x</sub>Ta<sub>x</sub>O on 30 Å HfO<sub>2</sub> followed the line of J vs. EOT for HfO<sub>2</sub>. The leakage current of capacitors in S1 and S2 after transistor fabrication was one order of magnitude higher than that for HfO<sub>2</sub>, but still two orders lower than that for SiO<sub>2</sub>. D<sub>2</sub> annealing at 600 °C for 20 min resulted in slightly higher leakage current and an EOT increase of about 1 Å.



Fig.2.6 Leakage current density (J) vs. EOT for HfTaO dielectrics measured on capacitors with an area of  $5 \times 10^{-5}$  cm<sup>2</sup>.

## 2.5 Summary

In summary, NMOSFETs using HfTaO as gate dielectrics with varying Ta composition and HfO<sub>2</sub> bottom barrier layer have been fabricated. HfTaO with 40% Ta showed the highest crystallization temperature of 900°C. These NMOSFETs exhibited higher driving current and mobility compared to the control HfO<sub>2</sub> devices. The performance of transistors using 20 Å top HfTaO layers follows the trend of the crystallization temperature with Ta composition.

### 2.6 References:

[1] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. **89**, 5243 (2001).

[2] G. Lucovsky, J. Vac. Sci. Technol. A 19, 1553 (2001).

[3] M. Houssa and M. Heyns, in High-*r* Gate Dielectrics, edited by M. Houssa (IOP, Bristol, 2004), p. 3.

[4] L. Kang, Y. Jeon, K. Onishi, B. H. Lee, W-J. Qi, R. Nieh, S. Gopalan, and J. C. Lee, Tech. Dig. - Int. Electron Devices Meet., 117 (2000).

[5]S. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, L. Colombo, Tech. Dig. --Int. Electron Devices Meet., 939 (2003).

[6]M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, A. Takashima, M. Suzuki, C. Hongo, S. Inumiya, Tech. Dig. - Int. Electron Devices Meet., 849 (2002).

[7]C. Choi, C. S. Kang, C. Y. Kang, R. Choi, H. J. Cho, Y. H. Kim, S. J. Rhee, M. Akbar, and Jack C. Lee, VLSI Tech., 214(2004).

[8] Xiongfei Yu, Chunxiang Zhu, X. P. Wang, M. F. Li, Albert Chin, A. Y. Du.W.D. Wang, Dim-Lee Kwong, Symp. VLSI Tech., 110 (2004).

[9] Se Jong Rhee, Chang Seok Kang, Chang Hwan Choi, Chang Yong Kang, Siddarth Krishnan, Manhong Zhang, Mohammad S. Akbar and Jack C. Lee, Tech. Dig. - Int. Electron Devices Meet. , 837(2004).

# **Chapter 3**

# Fluorine Passivation in Gate Stacks of Poly-Si/TaN/HfO<sub>2</sub>

# (and HfSiON/HfO<sub>2</sub>)/Si

## 3.1 Overview

In this chapter, fluorine passivation in poly-Si/TaN/HfO<sub>2</sub>/p-Si and poly-Si/TaN/HfSiON/HfO<sub>2</sub>/p-Si gate stacks with varying TaN thickness through gate ion implantation has been studied. It has been found that when TaN thickness was less than 15nm, mobility and threshold swing improved significantly in HfO<sub>2</sub> NMOSFETs; while there was little performance improvement in HfSiON/HfO<sub>2</sub> NMOSFETs due to the blocking of F atoms by the HfSiON layer in gate dielectrics, as has been proved by the electron energy loss spectroscopy (EELS) mapping.

## **3.2 Introduction**

Significant progress has been made on high-k dielectrics in last several years. However, threshold voltage ( $V_{th}$ ) instability and device degradation are still major concerns for metal-oxide-semiconductor field effect transistors (MOSFETs) using high-k gate dielectrics due to high interface and bulk trap density [1]. Hydrogen (H) and deuterium (D) anneals have been found to help passivate these traps with significantly improved device performance [2].

However, the bonding between high-k dielectric (and Si) and H is still not sufficiently stable to meet the requirement of reliability. Recent studies show that fluorine (F) passivation is very robust and can be used to improve the reliability of high-k dielectric MOSFETs [5-7]. The bonding energy for a single Si-F is 5.81 eV [4], which is much larger than that (3.6 eV) for a single Si-H bond [3]. Tseng *et al* studied F passivation in poly-Si/Ta<sub>x</sub>C<sub>v</sub>/HfZrO gate stacks through gate implantation [5]. With F passivation,  $V_{th}$  instability was improved and the stressed induced leakage current (SILC) decreased greatly. Inoue et al compared channel implantation (done prior to dielectric formation) and gate implantation (into poly-Si gate) to incorporate F into poly-Si/HfSiON gate stacks [6]. They found that channel F implantation was more effective in lowering V<sub>th</sub> and improving negative bias temperature instability (NBTI). Seo et al incorporated F through the ultraviolet (UV) radiation assisted reaction between  $F_2$  and the HfO<sub>2</sub>/SiO<sub>2</sub> gate stack [7]. They showed that F incorporation decreased the flat-band voltage (V<sub>fb</sub>) shift and suppressed the interface state generation. Thus, F incorporation is an effective way to passivate defects in high-k dielectrics. However, how a thin TaN layer in the gate electrode or a thin HfSiON layer in HfO<sub>2</sub> gate dielectric affects the effectiveness of F passivation have not been studied systematically. In this paper we have investigated these aspects by comparing fluorine (F) passivation in poly-Si/TaN/HfO<sub>2</sub>/p-Si and Poly-Si/TaN/HfSiON/HfO<sub>2</sub>/p-Si gate stacks with varying TaN layer thickness through gate ion implantation.

### 3.3 Experimental

After field oxide growth and active pattern formation, high-k dielectrics were deposited using PVD on dilute HF dipped p-type Si substrates. Two dielectric structures were chosen: A) 5 nm  $HfO_2$  (called  $HfO_2$  structure in the following), B) 1.5 nm HfSiON/3.5 nm HfO<sub>2</sub>, the so-called TSN structure (top silicon nitridation) [2]. The composition of Si defined as [Si]/([Si]+[Hf]) in HfSiON was 0.4. Post deposition annealing (PDA) was done at 600 °C for 40 s in N<sub>2</sub>. Then TaN layer with the thickness varying from 5 to 20 nm with a step of 5 nm was deposited in another PVD chamber for each dielectric structure. On the top of the TaN layer, 200 nm poly-Si was grown at 550 °C. For comparison, TaN-only (200 nm thick) control devices were also fabricated. Fig.3.1 shows gate stacks for both dielectric structures (HfO<sub>2</sub> and TSN). Poly-Si/TaN or TaN gate were patterned and etched using  $CF_4$  reactive ion etching (RIE). After etching, each wafer was cut into two pieces. One split of pieces were subjected to F implantation with the energy and the dose of 30 keV,  $2 \times 10^{15}$  cm<sup>-2</sup>. The stopping range of F ions is about 72 nm through a TRIM simulation [8]. The other split has no F implantation. Then phosphorous implantation was done on all two splits of pieces with the energy and the dose of 50 keV,  $5 \times 10^{15}$  cm<sup>-2</sup>.

Activation was done at 900 °C for 1 min. Finally, Aluminum (Al) contacts were formed on both sides of wafers and annealed in forming gas at 450 °C for 30 min. Capacitance and leakage current density characteristics were measured on metal-oxide-semiconductor capacitors (MOSCAPs) with an area of  $5 \times 10^{-5}$  cm<sup>2</sup>. Fig.3.2 shows process splits. The equivalent oxide thickness (EOT) was extracted through the CVC program. NMOSFET characteristics were measured on transistors with W/L=150/10 µm.

		200nm Poly	
200 nm Poly		t nm TaN	200nm TaN
t nm TaN	200 nmTaN	2.0 nmHfSiON	2.0 nmHfSiON
5.0 nm HfQ	5.0 nm HfQ	3.0 nm HfQ	3.0 nm HfQ
p-Si	p-Si	p-Si	p-Si
HfQ,	HfQ, control	TSN	TSN control

Fig.3.1 Gate stacks for both dielectric structures:  $HfO_2$  and TSN. t=5, 10, 15 and 20 nm for TaN thickness.



Fig.3.2 process splits

## 3.4 Results and discussion

Fig.3.3 (a) shows EOT versus TaN thickness for both dielectric structures (HfO<sub>2</sub> and TSN). For both cases, TaN-only (i.e. without poly-Si) control sample exhibited the lowest EOT value. EOT increased with decreasing TaN thickness in poly-Si/TaN gate electrodes. As TaN layer and poly-Si were deposited in different systems, oxygen might be absorbed on the surface of the poly-crystal TaN and diffused into the dielectric layer during poly-Si deposition. The possibility increased for thinner TaN layers. TaN-only device skipped this step and thus, had the smallest EOT. The leakage current density (J) at  $V_g$ - $V_{fb}$ =-1 V was found to increase with decreasing TaN thickness in both gate structures

(Fig.3.3(b)). Incorporating F reduced the leakage current by more than half an order of magnitude. The anomalous increase of the leakage current with increasing EOT was due to the reaction in gate stacks. One possibility is that in devices with thin TaN layers, both O and Ta atoms diffused into the dielectric layer and led to higher EOT and leakage current density. Similar trend has also been observed in TaN formed by chemical vapor deposition [9].





Fig.3.3 (a) EOT and (b) leakage current density versus TaN thickness for both dielectric structures (HfO<sub>2</sub> and TSN).

Fig.3.4 compares the channel mobility of NMOSFETs without and with F incorporation for both HfO<sub>2</sub> and TSN gate structures. As can be seen, in F-incorporated device, the mobility increased with decreasing TaN thickness in HfO<sub>2</sub> structure, while it did not change very much in TSN structure. Nearly 200% mobility improvement was obtained in the HfO<sub>2</sub> NMOSFET with 5 nm TaN in comparison to the TaN-only control device. This suggests that F atoms diffused through TaN to passivate HfO<sub>2</sub> and the interface, while they were blocked in the TSN structure. For TaN-only devices, the F passivation came

from implanted F atoms in the source and drain region, they only passivated the side walls of the gate. Thus, their efficiency was not as good as F atoms which diffused through the thin TaN layer into high-k dielectrics in the TaN/poly-Si devices.



Fig.3.4 Channel mobility of NMOSFETs without and with F incorporation for both (a) HfO<sub>2</sub> and (b) TSN gate structures.



Fig.3.5 (a) Threshold voltage ( $V_{th}$ ) and (b) subthreshold swing (SS) versus TaN thickness without and with F incorporation

Fig.3.5(a) shows the threshold voltage ( $V_{th}$ ) with TaN thickness without and with F incorporation. Without F incorporation,  $V_{th}$  increased with decreasing TaN thickness in HfO<sub>2</sub> NMOSFETs, while with F incorporation,  $V_{th}$ decreased significantly with decreasing TaN thickness. In contrast,  $V_{th}$  changed very little in the TSN structure without and with F incorporation. These results support the contention that the F atoms are blocked by HfSiON layer. Fig.3.5 (b) presents the effect of F incorporation on the threshold swing (SS). It decreased greatly in HfO<sub>2</sub> NMOSFETs with decreasing TaN thickness. For the TSN structure, SS improved slightly in transistors with thicker TaN thickness. This improvement might come from the F passivation on the side walls of the gate, because the number of F atoms which diffused through a thicker TaN layer should be smaller.

In order to locate F atom distribution in devices, cross-section transmission electron microscopy (TEM) and electron energy loss spectroscopy (EELS) mapping have been done on the devices with 10 nm TaN layer. EELS mapping was performed in the TEM mode with the energy filter set at the K edge (685 eV) of fluorine, Fig.3.6 presents pictures of high resolution TEM and F distribution mapping in both HfO<sub>2</sub> ((a) and (b)) and TSN structure ((c) and (d)). The thickness of TaN layer is 9.1 nm determined from another thinner specimen, in which Si substrate became amorphous after focused ion beam (FIB) cutting. Thus, in HfO<sub>2</sub> structure, the thickness of HfO<sub>2</sub> layer was 6.4 nm;

in TSN structure, the total thickness of dielectric layer was 7.1 nm. The thickness of F distributing layer is 15.5 nm in HfO<sub>2</sub> structure (Fig.3.6(b)), which was equal to the total thickness of both TaN and HfO<sub>2</sub> layer in Fig.3.6(a). In order to have enough F atoms to diffuse to the dielectric-substrate interface, thinner TaN layer is better. In contrast, the thickness of F distributing layer is 13.8 nm in TSN structure (Fig.3.6(d)), which was smaller than the total thickness of both TaN and TSN dielectric layers in Fig.3.6(c). F atoms were blocked by HfSiON layer and could not reach the interface between the gate dielectric and Si substrate.



Fig.3.6 High resolution TEM and F distribution mapping in both HfO<sub>2</sub> ((a) and (b)) and TSN structure ((c) and (d)).

## 3.5 Summary

In summary, F passivation in poly-Si/TaN/HfO<sub>2</sub> (and TSN)/Si gate stacks through gate implantation has been studied. When TaN thickness was less than 15 nm, the channel mobility and the threshold swing improved significantly for HfO<sub>2</sub> NMOSFETs. In contrast, there was very little performance improvement for HfSiON/HfO<sub>2</sub> (TSN) NMOSFETs due to the blocking of F atoms by the HfSiON layer so that F atoms could not reach to the interface. Further study is needed to improve the stability of the thin TaN layer.

### **3.6 References**

[1] S. Zafar, A. Kumar, E. Gusev, and E. Cartier, "Threshold voltage instabilities in high-k gate dielectric stacks," IEEE Trans. Device Mater. Rel.,vol. 5, no. 1, pp. 45–64, Mar. 2005.

[2] Jack C. Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. Choi, M. Abkar, "High-k dielectrics and MOSFET characteristics", IEDM Tech. Dig., 2003, pp. 4.4.1-4.4.

[3] C. Hu, S. C. Tam, F. C. Hsu, P.-K. Ko, T. Y. Chan, and K. W. Terrill, "Hotelectron-induced MOSFET degradation—Model, monitor, and improvement", IEEE Trans. Electron Devices, vol. 32, no. 2, pp. 375-385, Feb. 1985.

[4] David Humbird and David B. Graves, "Improved interatomic potentials for silicon–fluorine and silicon–chlorine", Journal of Chemical Phys., vol. 120, no. 5, pp. 2405-2412, Feb. 2004.

[5] H.-H.Tseng, P.J. Tobin, E.A. Hebert, S. Kalpat, M.E. Ramon, L.Fonseca, Z.
X. Jiang, J.K. Schaeffer, R. I. Hedge, D. H. Triyso, C. C. Capasso, O. Adetutu,
D. Sing, J. Conner, E. Luckowski, B. W. Chan, A. Haggag, S. Backer, R. Noble,
M. Jahanbani, Y.H. Chiu, B.E. White, "Defect Passivation with Fluorine in a TaxCy/High-K Gate Stack for Enhanced Device Threshold Voltage Stability and Performance", IEDM Tech. Dig. 2005, pp. 696-699.

[6] M. Inoue, S. Tsujikawa, M. Mizutani, K.Nomura, T. Hayashi, K. Shiga, J. Yugami, J. Tsuchimoto, Y. Ohno and M. Yoneda, "Fluorine Incorporation into HfSiON Dielectric for Vth Control and Its Impact on Reliability for Poly-Si Gate pFET", IEDM Tech. Dig. 2005, pp. 413-416.

[7] Kang-ill Seo, Raghavasimhan Sreeenivasan, Paul C. McIntyre, and Krishna
C. Saraswat, "Improvement in High-k (HfO<sub>2</sub>/SiO<sub>2</sub>) Reliability by Incorporation of Fluorine", IEDM Tech. Dig. 2005, pp. 417-420.

[6] http://www.srim.org.

[9] H. J. Cho, H. L. Lee, S. G. Park, H. B. Park, T. S. Jeon, B. J. Jin, S. B. Kang, S. G. Lee, Y. P. Kim, I. S. Jung, J. W. Lee, J. H. Choi, Y.S. Jeong, Y. G. Shin, U. I. Chung and J. T. Moon, "The Effects of TaN Thickness and Strained substrate on the Performance and PBTI Characteristics of Poly-Si/TaN/HfSiON MOSFETs", IEDM Tech. Dig. 2004, pp. 503-506.

# **Chapter 4**

# Literature Review of Fermi-level Pinning Mechanisms

## in a High-k Gate Stack

## 4.1 Overview

As we discussed in chapter 1, there are three mechanisms of Fermi-level pinning: The dipole formation at the interface between metal gate and high-k dielectric due to hybridization.

(1) The dipole formation through oxygen vacancy (Vo) mechanism, which is especially important for poly-Si gate and p-metal gate after hightemperature anneals.

(2) The dipole formation at the interface between high-k dielectric and interfacial SiO<sub>2</sub>.

All three mechanisms were identified but not fully understood. In this chapter, we want to review some studies on these mechanisms in order to understand the mechanism of the  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> based dielectrics. We will review the status of studies on the Vo mechanism and point out some drawbacks in Shiraishi's model. Finally, a general expression of flatband voltage with a dipole layer and a bulk charge distribution in the dielectric is introduced.

### 4.2 Fermi level pinning mechanisms

# 4.2.1 The dipole formation at the interface between metal gate and high-k dielectric due to hybridization

A model based on Tersof's theory of the metal-semiconductor interface was proposed by Yeo *et al* to describe the metal-dielectric interface [1, 2]. In this model, the effective metal work function was purely determined by the charge neutrality level ( $\phi_{CNL}$ ) and the electronic component ( $\epsilon_{\infty}$ ) of dielectric constant of the dielectric material. The model can explain some trends, but it can not explain some phenomena at the interface between metal and high-k dielectric. For example, W/HfO<sub>2</sub>, Pt/HfO<sub>2</sub> and Pt/La<sub>2</sub>O<sub>3</sub> interfaces show very different characteristics after forming gas anneals (FGA) and oxygen gas anneals(OGA) at 250~450 °C. Later Shiraishi et al points out the concept of conventional  $\phi_{CNL}$  is only applicable when the metal induced gap states (MIGS) penetrate sufficient deep into a dielectric and the metal density of states (DOS) is featureless [3]. In HfO<sub>2</sub>, the MIGS penetration length is only 1~2 atomic layers and the occupied DOS is much larger than the unoccupied DOS in typical p-metals. A generalized charge neutrality level ( $\phi^G_{CNL}$ ) was proposed based on metal-dielectric hybridization by Shiraishi et al [3]. However, this new model has not been compared with experimental data quantitatively and extensively.

Experimentally, the most used method to study this dipole is to use  $V_{fb}$ -EOT analysis to extract metal effective work function (EWF). A new method is proposed to extract the EWF by measuring XPS binding energy shift [4]. However, this method is not fully developed yet. The difficulty in this method is to distinguish the binding energy shift caused by the Fermi level change from that caused by the chemical shift. We will discuss it in chapter 8.

# 4.2.2 The dipole formation through oxygen vacancy mechanism in high-k dielectrics

The Vo mechanism was proposed by Shiraishi *et a*l [5-7], and by Guha *et al* [8]. Although the FLP through Vo formation is getting accepted by a lot of people, its full process and theoretical foundation have not been established yet. In the following, I will show some drawbacks in Shiraishi's model.



Fig.4.1 Schematic illustrations of Vo formation in  $HfO_2$  with partial oxidation of poly-Si gate and sequent electron transfer into the gate electrodes. (a) Partial poly-Si oxidation by pulling out an O atom from  $HfO_2$ . (b) Two electron generation inside the  $HfO_2$  region. (c) Subsequent electron transfer into the poly gate [6].

Fig.4.1 shows the Vo model in poly-Si/HfO<sub>2</sub> system proposed by Shiraishi [6]. The caption is directly taken from Ref. [6]. According to Shiraishi's model, the dipole formation process in the Vo mechanism progresses as following [6]:

(1) Partial poly-Si oxidation by pulling out an O atom from HfO<sub>2</sub>, which can be understood to take place in 3 steps:

• An oxygen vacancy generates in HfO<sub>2</sub> (positive or neutral?).

• An interstitial oxygen atom diffuses through HfO<sub>2</sub> and through the interface into Si (How does it diffuse?).

•  $O+Si \rightarrow Si$  oxidation (It gets the energy from the electron transfer which happens at a later time?).

(2) Two electrons generate at the vacancy energy level in  $HfO_2$ .

(3) The two electrons transfer from the oxygen vacancy energy level in  $HfO_2$  to the poly-Si valence band by generating and transferring energy to the reaction of  $O+Si \rightarrow silicon$  oxide. In the end, a positive charged  $Vo^{2+}$  is formed in  $HfO_2$  (Note: the formation energy of a  $Vo^{2+}$  is smaller than that of a neutral  $Vo^0$  in  $HfO_2$  from *ab initio* computation).

(4) The two electrons in the poly-Si valence band form a dipole with the positive charged  $Vo^{2+}$  in HfO<sub>2</sub>.

It is easily seen that there are a lot of logical problems in above argument. How a Vo generates in  $HfO_2$  at first and how the oxygen atom from

the Vo site diffuses in  $HfO_2$  are not clear here. How is the energy generated by electron transfer give to the Si oxidation reaction supposed to happen at an earlier time according to the argument? How do the two electrons still keep the correlation with the oxygen atom after they are separated in space? In my opinion, it is possible unless the negatively charged interstitial oxygen ion is the diffusion specie in  $HfO_2$  and  $SiO_2$ . If so, how does it enhance the Si oxidation?

Guha *et al* have studied the  $V_{fb}$  shift of Re/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si after annealing in oxygen gas with varying pressure and temperature [8]. A rate equation model based on the Vo formation in HfO<sub>2</sub> and the atomic oxygen diffusion was established. The extracted  $V_{fb}$  shift and interfacial SiO<sub>2</sub> growth versus oxygen pressure were in good agreement with experimental data. The model describes the oxygen exchange between metal gate and HfO<sub>2</sub>, and between the dielectric and the interfacial SiO<sub>2</sub>. However, oxygen interstitials (O<sub>1</sub>) is not mentioned. The rate constants were not quantified, either. As they govern the kinetics of different processes of defects, it is very important to explore their dependence on the temperature, formation energies and diffusion mechanisms of defects further.

Comparing with Guha's model, Shiraishi' model suggests if the negative charged oxygen ions are the diffusion oxygen species in the interfacial  $SiO_2$ , they might be important to reduce the activation energy of Si oxidation reaction compared to neutral oxygen molecules. There are a lot of theoretical studies on

the characteristics of different defect species in HfO<sub>2</sub>: oxygen vacancies (Vo) and oxygen interstitials ( $O_1$ ) [9-12]. The diffusion oxygen species might be different in HfO<sub>2</sub> and SiO<sub>2</sub>, as the formation energy and the diffusion barrier of a defect (both Vo and O<sub>1</sub>) change from HfO<sub>2</sub> to SiO<sub>2</sub> [12, 13]. In addition, their values also decrease with decreasing the distance from the defect to HfO<sub>2</sub>/Si interface [14-18]. The direct experimental studies of oxygen diffusion in HfO<sub>2</sub> and  $ZrO_2$  and the interfacial SiO<sub>2</sub> growth in the HfO<sub>2</sub>/Si system have also been performed [19-22]. Atomic oxygen species have been proposed to diffuse through the crystal  $HfO_2$  in the exchange mechanism and proved to be one of mechanisms in real gate stacks. Other mechanisms such as oxygen diffusing through grain boundaries [19, 23, 24] or the OH-group [20] in  $HfO_2$  have also been proposed based on experimental studies. For the interfacial SiO<sub>2</sub> growth, it is important to compare diffusion mechanisms of different oxygen species in both  $HfO_2$  and  $SiO_2$  experimentally, which is not very clear yet. The energy gain of Si oxidation due to the electron transfer proposed by Shirashi et al has not been proved yet. Nevertheless, the Vo mechanism of FLP is getting more and more theoretical and experimental support. Fig.4.2 shows the Vo mechanism of FLP in a metal/high-k (HfO<sub>2</sub>)/Si system schematically. Future work needs to compare and identify diffusion mechanisms of different oxygen species in both HfO<sub>2</sub> and SiO<sub>2</sub>. A better equation is needed to describe the whole process.



Fig.4.2 The dipole formation (**Sd**) through Vo mechanism in a meteal/high-k  $(HfO_2)/Si$  system. Vo<sup>2+</sup> is the most stable specie among the neutral and charged oxygen vacancies in HfO<sub>2</sub>. Oxygen diffuses to Si substrate by several possible mechanisms: grain boundary, OH-group or interstitial atomic oxygen (O<sub>1</sub><sup>0</sup>, O<sub>1</sub><sup>-</sup>, O<sub>1</sub><sup>2-</sup>). Electrons transfer to gate metal leaving Vo<sup>2+</sup> in HfO<sub>2</sub>. The Coulomb interaction between electrons and Vo<sup>2+</sup> gives rise to the dipole (**Sd**).

In above discussion, Vo is formed during high temperature annealing. If an oxygen deficiency is generated in a high-k dielectric layer during the deposition, then a dipole can form by electron-only transfer.

A direct evidence of dipole formation through Vo mechanism was observed in HfO<sub>2</sub> deposited under an oxygen deficient condition using x-ray photoelectron spectroscopy (XPS). In Ref. [25], HfO<sub>2</sub> films were deposited on a *p*-Si (100) substrate at a temperature of 700 °C using 3 Hz pulses of an excimer laser ( $\lambda$ =248 nm ) with an intensity of 0.75 J /cm<sup>2</sup>. The laser pulses were targeted on the stoichiometric HfO<sub>2</sub> pellet under a base pressure of 2×10<sup>-8</sup> mbar. The *in situ* XPS measurements were performed using a Mg *K*\alpha (1253.6 eV) source. To circumvent band-bending and charging-related effects, all the spectra were aligned so that the Si 2*p* peak from the substrate is fixed at a binding energy (BE) of 99.3 eV. Fig.4.3 shows relative XPS spectra of (a) Hf 4*f* and (b) Si 2*p* core levels of the HfO<sub>2</sub>/SiO<sub>2</sub> /p-Si system as a function of the HfO<sub>2</sub> deposition time (thickness).



Fig.4.3 Relative XPS spectra of (a) Hf 4*f* and (b) Si 2*p* core levels of the  $HfO_2/SiO_2$  /p-Si system as a function of the  $HfO_2$  deposition time (thickness). The equivalent film thicknesses are about 2, 5, 8, 11, 14, and 31 Å for deposition times of 1, 2, 3, 4, 5, and 10 min. No additional oxygen was supplied during the

pulsed laser deposition (PLD). The shift of the Hf 4*f* main peak is shown with a guideline, which reflects the transition from Hf silicate to oxygen deficient  $HfO_{x<2}$ . All the spectra were aligned so that the Si 2*p* peak from the substrate is fixed at a binding energy (BE) of 99.3 eV.



Fig.4.4. XPS O 1s spectra of the HfO<sub>2</sub> /SiO<sub>2</sub> /Si system prepared under two conditions: (a) no additional supply of oxygen and (b) oxygen supply at a partial pressure of  $Po=2\times10^{-6}$  mbar. Each spectrum is fitted by two Voigt functions that correspond to the Hf–O bond and Si–O bond. The intensity ratio is shown at the upper-right corner of each spectrum. Si 2p spectra for the same oxygen pressure are shown in the inset of (b).

Fig.4.4 shows XPS O 1s spectra of the HfO<sub>2</sub> /SiO<sub>2</sub> /Si system prepared under two conditions: (a) no additional supply of oxygen and (b) oxygen supply at a partial pressure of  $Po=2\times10^{-6}$  mbar. From both Fig.4.3-4, it is concluded

that the absolute binding energy  $Si^0$  2p should decrease. This decrease was due to electron transfer from oxygen vacancy (Vo) in HfO<sub>2</sub>, which caused the Fermi level to shift up at the Si interface. It is a direct evidence of the dipole formation through the Vo mechanism.

# **4.2.3** The dipole formation at the interface between high-k dielectric and interfacial SiO<sub>2</sub>

We will propose the mechanism when we study the negative flatbandvoltage ( $V_{fb}$ ) shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> based dielectrics. We will talk about this in chapter 5, 6, 7, and 8 in detail. It will be shown that among MeHfO, MeSiO and the dipole at the interface of metal gate and high-k dielectrics, none is the reason of negative flatband voltage shift. A MeSiO layer forms between Me<sub>2</sub>O<sub>3</sub> and the interfacial SiO<sub>2</sub> layer, and a dipole is proposed to form at the interface between the MeSiO layer and the interfacial SiO<sub>2</sub> layer. An XPS (X-ray photoelectron spectroscopy) study of Gd<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub> indicates clear Si, O and Gd related bonding configuration change at the interface between Me<sub>2</sub>O<sub>3</sub> (or MeSiO) and the interfacial SiO<sub>2</sub>. So the bonding configuration change is the root cause to the dipole formation. When there is an oxygen deficiency in Me<sub>2</sub>O<sub>3</sub>, another dipole through Vo mechanism is observed to form and causes V<sub>fb</sub> to shift negatively.

In Ref [26], the direct contact  $HfO_2/Si$  interfaces, which has virtually no interfacial SiO<sub>2</sub> layer, is shown to exhibit characteristic interface-charge

distribution. Such interfaces demonstrated a negative  $V_{fb}$  shift that is reduced by the insertion of a ~0.5nm-thick SiO<sub>2</sub> layer. It was proposed that the observed negative  $V_{fb}$  shift is mainly caused by an electrostatic dipole (0.5V) formed at the HfO<sub>2</sub>/Si interface rather than fixed charges. In our study, interfacial SiO<sub>2</sub> layers thicker than 1.2nm are used, so such a dipole formation at the direct contact HfO<sub>2</sub>/Si interfaces is not expected to happen.

# 4.3 Flatband voltage of a metal-oxide-semiconductor capacitor with a dipole in the gate stack

Now we want to talk about the flatband voltage of a metal-oxidesemiconductor capacitor (MOSCAP) with a dipole in the gate stack. The following analysis is mostly based on the work of Hickmott [27].

The gate voltage V<sub>G</sub> of a MOSCAP is generally obtained by an inspection of the electron energy band diagram (Fig.4.5(a)). For p-silicon substrate, if there is neither charge in surface states  $Q_{SS}$  nor bulk charge in the oxide  $\rho(x)$ ,

$$qV_G = \phi_m - (\chi + 1/2E_G) + q\psi_S - q\phi_F + qV_{ox}, \qquad (1)$$

where  $\phi_m$  is the metal-insulator work function, the energy to raise an electron from the metal into the conduction band of SiO<sub>2</sub>,  $\chi$  is the electron affinity of the silicon-SiO<sub>2</sub> interface, the energy to raise an electron from the conduction band of silicon E<sub>C</sub> to the conduction band of SiO<sub>2</sub>, E<sub>CO</sub>, V<sub>ox</sub> is the potential drop across the insulator layer, E<sub>G</sub> is the band gap of silicon,  $\psi_S$  is the surface potential of the silicon measured from the intrinsic Fermi level  $E_I$ , and q is the magnitude of the electron charge. The Fermi potential is given by

$$\phi_{\rm F} = (kT/q) \ln[N_{\rm A}/n_{\rm i}(T)], \qquad (2)$$

where  $N_A$  is the number of acceptors per cm<sup>3</sup>,  $n_i(T)$  is the intrinsic number of carriers per cm<sup>3</sup>, T is the absolute temperature and k is Boltzmann's constant. The units of  $\phi_m$ ,  $\chi$  and  $E_G$  are electron volts while  $\psi_S$ ,  $\phi_F$ ,  $V_G$  and  $V_{ox}$  are in volts.







Fig. 4.5 (a) Schematic energy-band diagram for a metal-SiO<sub>2</sub>-semiconductor capacitor on a p-silicon substrate. (b) Energy band diagram with applied bias, and with schematic dipole layer and charge distribution in the oxide, (c) Schematic charge distribution with charge centroid in the oxide  $Q_I$  and charge in surface states  $Q_{SS}$  [27].

The work function difference  $\varphi_{ms}$  with respect to the intrinsic energy level  $E_I,$  can be defined as

$$q\phi_{\rm ms} \equiv \phi_{\rm m} - (\chi + 1/2E_{\rm G}). \tag{3}$$

At flatband voltage  $V_{fb}$ , there is no net charge in the silicon,  $\psi_S = 0$ , so

$$V_{fb} = \phi_{ms} - \phi_F + V_{ox}, \tag{4}$$

for an insulator with no bulk charge  $\rho(x)=0$ , but with the charge  $Q_{SS}/cm^2$  at the Si-SiO<sub>2</sub> interface.

With  $V_{ox}$ =-Q<sub>SS</sub>/C<sub>ox</sub>, Eq.4 can be rewritten as

$$V_{fb} = \phi_{ms} - \phi_F - Q_{SS}/C_{ox} = \phi_{ms} - \phi_F - Q_{SS}(L/\epsilon_{ox}), \qquad (5)$$

where L is the oxide thickness,  $\varepsilon_{ox}$  is the dielectric constant of SiO<sub>2</sub>, and C<sub>ox</sub> is the oxide capacitance. Q<sub>SS</sub> includes both fixed charges and charges in interface states.

Usually an electron at rest in vacuum, far removed from a metal surface, is defined to have zero energy. A metal is characterized by its work function  $\phi_e$ which is the difference in energy of the metal when one electron is removed from the Fermi level of the metal at 0° K and placed away from the influence of the metal. An insulator and a semiconductor are characterized by an energy gap  $E_g$  and by an electron affinity $\chi$ , which is the energy to remove an electron from the bottom of the conduction band to infinity. When three components (metal, oxide, and semiconductor ) of a MOSCAP are joined together, charges in the system adjust until the Fermi level of metal and semiconductor are at the same energy with respect to vacuum:  $\phi_m = \phi_e \cdot \chi_{SiO2}$ , and  $\chi_s = \chi_{Si} \cdot \chi_{siO2}$ .

If the bulk charge  $\rho(x)$  is not zero (Fig.4.5(b)), it gives a shift of V<sub>fb</sub>:

$$\Delta V_{fb} = -1/(LC_{ox}) \int x \rho(x) dx.$$
(6)

The integration region of Eq.6 is from 0 to L. The integral can be approximated by a centroid of charge  $Q_I$  at a distance d from the metal-SiO<sub>2</sub> interface [27]:

$$\Delta V_{\rm fb} = (d/L)(Q_{\rm I}/C_{\rm ox}). \tag{7}$$

A dielectric can support a dipole layer. An ideal dipole layer in a dielectric is a sheet of positive charge of density  $\sigma/cm^2$  separated by a distance t from a sheet

of negative charge of equal magnitude, as shown in Fig. 4.5 (b). Such a configuration has no net charge but adds a term to  $V_{fb}$ ,

$$\Delta V_{\rm fb} = -\sigma t/\varepsilon_{\rm ox},\tag{8}$$

which is independent of oxide thickness. A dipole layer can exist at either an interface or at any position in the dielectric. We will study the dipole layer at the metal/dielectric interface in chapter 6-9 and the dipole layer at Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) and SiO<sub>2</sub> interface in chapter 7-9. Iwamoto *et al* have shown the dipole formation at Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface [28]. The V<sub>fb</sub> shift is shown to saturate at 1.0nm of Al<sub>2</sub>O<sub>3</sub>, which gives an estimate to t. Eq.8 is not valid to the dipole formation through Vo mechanism, as Vo's are distributed in the whole dielectric layer [8].

By combining different cases, a general expression for  $V_{\rm fb}$  of a MOSCAP can be written as

$$V_{fb} = \phi_{ms} - \phi_F - \sigma t / \varepsilon_{ox} - (d/L)(Q_I/C_{ox}) - Q_{SS}(L/\varepsilon_{ox}).$$
(9)

For each dipole, a term is needed to add in Eq.9. For high-k dielectric layer, the above equation is still valid.

### 4.4 Summary

In summary, there are three FLP mechanisms in high-k gate stacks. Even though a lot of studies have been done, more works need to do to in order to have a better understanding of FLP mechanisms.

## **4.5 References**

[1] J. Tersof, "Schottky barrier heights and the continuum of gap states", Phys. Rev. Lett. **84**, 465 (1984).

[2] M Yee-Chia Yeo, Tsu-Jae King, and Chenming Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology", J. Appl. Phys. **92**, 7266 (2002);

[3] K. Shiraishi, Y. Akasaka, S. Miyazaki, T. Nakayama, T. Nakaoka, G. Nakamura, K. Torii, H. Furutou, A. Ohta, P. Ahmet, K. Ohmori, H. Watanabe, T. Chikyow, M. L. Green, Y. Nara, and K. Yamada, "Uinversal theory of workfunction at metal/Hf-based high-k dielectrics interface \_\_Guiding principles for gate metal selection\_", 2005 IEDM Tech. Digest, p.43.

[4] Yuri Lebedinskii , Andrei Zenkevich, Evgeni P. Gusev, "Measurements of metal gate effective work function by x-ray photoelectron spectroscopy", J. Appl. Phys. **101**, 074504 (2007)

[5] Kenji Shiraishi, Keisaku Yamada, Kazuyoshi Torii, Yasushi Akasaka, Kiyomi Nakajima, Mitsuru Konno, Toyohiro Chikyow, Hiroshi Kitajima, Tsunetoshi Arikado, Yasuo Nara, "Oxygen-vacancy-induced threshold voltage shifts in Hf-related high-k gate stacks", Thin Solid Films **508**, 305 (2006).

[6] Kenji Shiraishi, Yasushi Akasaka, Naoto Umezawa, Yasuo Nara, Keisaku Yamada, Hideki Takeuchi, Heiji Watanabe, Toyohiro Chikyow and Tsu-Jae

King Liu, "Theory of Fermi level pinning of high-k dielectrics", SISPAD 2006, pp 306.

[7]Yasushi Akasaka, Genji Nakamura, Kenji Shitaishi, Naoto Umezawa, Kikuo Yamabe, Osamu Ogawa, Myoungbum Lee, Toshio Amiaka, Tooru Kasuya, Heiji Wantanabe, Toyohiro Chiyow, Fumio Ootsuka, Yasuo Nara and Kunio Nakamura, "Modified Oxygen Vacancy Induced Fermi Level Pinning Model Extendable to P-Metal Pinning", Jpn. J. App. Phy. **45**, L1289(2006).

[8] Supratik Guha and Vijay Narayanan, "Oxygen vacancies in high dielectric constant oxide-semiconductor films", Phys. Rev. Lett. **98**, 196101 (2007).

[9]A. S. Foster, A. L. Shluger, and R.M. Nieminen "Mechanism of Interstitial Oxygen Diffusion in Hafnia", Phys. Rev. Lett., **89**, 225901-1 (2002).

[10]A. S. Foster, F. Lopez Gejo, A. L. Shluger, and R.M. Nieminen "Vacancy and interstial defects in hafnia", Phys. Rev. B, **65**, 174117 (2002).

[11] Peter Broqvist and Alfredo Pasquarello, "Oxygen vacancy in monoclinic HfO<sub>2</sub>: A consistent interpretation of trap assisted conduction, direct electron injection, and optical absorption experiments", Appl. Phys. Lett. **89**, 262904 (2006).

[12] Nathalie Capron, Peter Broqvist and Alfredo Pasquarello, "Migration of oxygen vacancy in HfO<sub>2</sub> and across the HfO<sub>2</sub>/SiO<sub>2</sub> interface: A first-principles investigation", Appl. Phys. Lett. **91**, 192905 (2007).

[13] Angelo Bongiorno and Alfredo Pasquarello, "Atomic-scale modelling of kinetic processes occurring during silicon oxidation", J. Phys.: Condens. Matter 17, S2051 (2005)

[14] J. L. Gavartin, D. Muñoz Ramo, and A. L. Shluger, G. Bersuker and B. H. Lee, "Negative oxygen vacancies in HfO<sub>2</sub> as charge traps in high-k stacks", Appl. Phys. Lett. **89**, 082908 (2006).

[15] Chunguang Tang and Ramamurthy Ramprasad, "*Ab initio* study of oxygen interstitial diffusion near Si:HfO<sub>2</sub> interfaces", Phys. Rev. B **75**, R241302 (2007).

[16] C. Tang, B. Tuttle, and R. Ramprasad, "Diffusion of O vacancies near Si:HfO<sub>2</sub> interfaces: An ab initio investigation", Phys. Rev. B 76, 073306 (2007).
[17] J.L. Gavartin, L. Fonseca, G. Bersuker, and A.L Shluger, "*Ab initio* modeling of structure and defects at the HfO<sub>2</sub>/Si interface", Microelectronic Engineering 80, 412–415(2005).

[18] M. H. Hakala and A. S. Foster, J. L. Gavartin, P. Havu, M. J. Puska, and R. M. Nieminen, "Interfacial oxide growth at silicon/high-k oxide interfaces: First principles modeling of the Si–HfO<sub>2</sub> interface", J. Appl. Phys. **100**, 043708 (2006).

[19] B. W. Busch, W. H. Schulte, E. Garfunkel, and T. Gustafsson, W. Qi, R. Nieh, and J. Lee, "Oxygen exchange and transport in thin zirconia films on Si (100)", Phys. Rev. B 62, R13290 (2000).

[20] S. Ferrari and G. Scarel, "Oxygen diffusion in atomic layer deposited ZrO<sub>2</sub> and HfO<sub>2</sub> thin films on Si (100)", J. Appl. Phys., **96**, 144 (2004).

[21] L. V. Goncharova,a\_ M. Dalponte, D. G. Starodub, and T. Gustafsson, E. Garfunkel, P. S. Lysaght, B. Foran, J. Barnett, and G. Bersuker, "Oxygen diffusion and reactions in Hf-based dielectrics", Appl. Phys. Lett. **89**, 044108 (2006).

[22] Ming Zhao, Kaoru Nakajima, Motofumi Suzuki, and Kenji Kimura, Masashi Uematsu, Kazuyoshi Torii, Satoshi Kamiyama, and Yasuo Nara, Heiji Watanabe, Kenji Shiraishi, Toyohiro Chikyow, Keisaku Yamada, "Isotopic labeling study of the oxygen diffusion in HfO<sub>2</sub> /SiO<sub>2</sub>/Si", Appl. Phys. Lett. **90**, 133510 (2007).

[23] Chun-Li Liu, "*Ab-Initio* Modeling of Boron and Oxygen Diffusion in Polycrystalline HfO<sub>2</sub> Films", phys. stat. sol. (b) **233**, 18 (2002).

[24] Noriyuki Miyata, "Two-step behavior of initial oxidation at HfO<sub>2</sub>/Si interface", Appl. Phys. Lett. **89**, 102903 (2006).

[25] Deok-Yong Cho and S.-J. Oh, Y. J. Chang and T. W. Noh, Ranju Jung and Jae-Cheol Lee, "Role of oxygen vacancy in HfO<sub>2</sub> /SiO<sub>2</sub>/Si (100) interfaces", Appl. Phys. Lett. **88**, 193502 (2006).

[26] Yasuhiro Abe, Noriyuki Miyata, Yasuhiro Shiraki, Tetsuji Yasuda, "Dipole formation at direct-contact HfO<sub>2</sub> /Si interface", Appl. Phys. Lett. **90**, 172906 (2007).

[27] T.W. Hickmott, "Dipole layers at the metal SiO<sub>2</sub> interface", J. Appl. Phys.51, 4269 (1980)

[28] Kunihiko Iwamoto,Yuuichi Kamimuta, Arito Ogawa,Yukimune Watanabe, Shinji Migita, Wataru Mizubayashi, Yukinori Morita, Masashi Takahashi, Hiroyuki Ota, Toshihide Nabatame, and Akira Toriumi, "Experimental evidence for the flatband voltage shift of high-*k* metal-oxidesemiconductor devices due to the dipole formation at the high-*k*/SiO<sub>2</sub> interface", Appl. Phys. Lett. **92**, 132907 (2008).
# **Chapter 5**

# Literature Review of Studies on Oxides of Lanthanides as High-k Gate Dielectrics

#### **5.1 Overview**

In this chapter, we want to review some literature studies on oxides of lanthanides (Me<sub>2</sub>O<sub>3</sub>) as high-k gate dielectrics. These metal oxides have some similar properties, so the mechanism of the  $V_{fb}$  shift might be from the same origin. Comparing these oxides together gives a clue to the physical mechanism. We find that it is necessary to consider two dipoles together: the dipole at Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface and the dipole at metal/high-k dielectric interface.

#### **5.2 Introduction**

Capping a thin layer of  $Me_2O_3$  (including HfLaO) on SiO<sub>2</sub> and HfO<sub>2</sub> based high-k dielectrics with metal gates such as TaN, TiN and TaC, the V<sub>fb</sub> has been shown to shift to the negative direction after high temperature annealing. However, capping a layer of HfLaO on SiO<sub>2</sub> with Pt metal gate, the V<sub>fb</sub> has been shown to shift to the positive direction after high temperature annealing. With different models in literature, a contradiction appears in explaining the behavior of the V<sub>fb</sub> shift for HfLaO [16, 17]. Several mechanisms have been proposed: (1) the dipole change at metal/high-k dielectric interface, (2) the formation of a dipole due to the doping of HfO<sub>2</sub>, (3) the formation of a silicate layer (Me<sub>x</sub>Si<sub>y</sub>O<sub>z</sub>). In this chapter, we want to review some literature studies on oxides of lanthanides (Me<sub>2</sub>O<sub>3</sub>) as high-k gate dielectrics. By comparing these oxides together, we will get a clue to the physical mechanism of V<sub>fb</sub> shift.

When oxides of lanthanides or lanthanides are deposited on a Si substrate directly, oxygen atoms can easily diffuse to Si to cause enhanced Si oxidation. The metal atoms near the Si interface can weak Si-Si bonds [1, 2]. When lanthanides are deposited on a SiO<sub>2</sub> buffer layer, they can reduce SiO<sub>2</sub> to form silicide, silicate and oxides of lanthanides [3]. In this chapter, we want to review some literature results using oxides of lanthanides as a capping layer to modulate the effective work function of metal gates. We consider four oxides:  $Y_2O_3$ ,  $Gd_2O_3$ ,  $Dy_2O_3$  and  $La_2O_3$ .

#### 5.3 Literature studies on Y<sub>2</sub>O<sub>3</sub>, Gd<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>

## Y<sub>2</sub>O<sub>3</sub>

Material properties of  $Y_2O_3$ , silicide (YSi) and silicate (YSiO) such as XPS and CV characterization have been studied [4, 5]. Structural defects in the interfacial SiO<sub>2</sub> on the  $Y_2O_3/SiO_2/Si$  stack has been studied by Auger electron

spectroscopy [2]. [SiO<sub>4</sub>] with smaller size (4-5) rings were identified at the interface between SiO<sub>2</sub> and Y<sub>2</sub>O<sub>3</sub>. NMOSFETs with a smaller threshold voltage (V<sub>th</sub>) compared to the HfO<sub>2</sub> control device through Y<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub> and HfO<sub>2</sub> were reported in Ref. 6 with TaN metal gate and Ref. 7 with Ni-silicide metal gate.





Fig.5.1 (a) CV characteristics of 4.2nm thick  $Gd_2O_3$  thin films with oxide and silicate-like interfaces on p-type Si substrates, measured at 10kHz. (b) The

dependence of  $V_{fb}$  on the capacitance equivalent thickness (CET) for the  $Gd_2O_3$  layers on p-Si with two different interfaces.

Material properties of Gd<sub>2</sub>O<sub>3</sub>, silicide (GdSi) and silicate (GdSiO) such as XPS have been studied in [1]. Laha *et al* have studied Gd<sub>2</sub>O<sub>3</sub> growth using molecular beam epitaxy (MBE) [8]. By controlling growth conditions, they could grow Gd<sub>2</sub>O<sub>3</sub> with and without (almost) an interfacial SiO<sub>2</sub> layer. They called them oxide-like and silicate-like, respectively. Fig.5.1 shows CV characteristics of 4.2nm thick Gd<sub>2</sub>O<sub>3</sub> thin films with oxide and silicate-like interfaces on p-type Si substrates [8]. The result indicates the existence of SiO<sub>2</sub> is necessary for the negative V<sub>fb</sub> shift. NMOSFTETs with a bilayer gate stack structure of TaN/Gd<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/p-Si have been successfully demonstrated [9]. The devices showed a negative V<sub>fb</sub> shift compared to the HfO<sub>2</sub>-only device.

We have designed the metal-oxide-semiconductor capacitors (MOSCAPs) with following structures: A) TaN/5.0nm HfO<sub>2</sub>/1.9nm SiO<sub>2</sub>/p-Si; B) TaN/1.5nm Gd<sub>2</sub>O<sub>3</sub>/3.5nm HfO<sub>2</sub>/1.9nm SiO<sub>2</sub>/p-Si; C) TaN/5.0nm Gd<sub>2</sub>O<sub>3</sub>/1.6nm SiO<sub>2</sub>/p-Si; D) TaN/1.5nm HfO<sub>2</sub>/3.5nm Gd<sub>2</sub>O<sub>3</sub>/1.9nm SiO<sub>2</sub>/p-Si. The resistivity of p-Si (001) substrates is 5~22 Ohm cm. The bottom SiO<sub>2</sub> layer is thermally grown in a furnace at 700 °C. TaN is deposited by DC reactive sputtering. Post metal-deposition anneal (PMA) is performed at 900°C/1min/N<sub>2</sub>. Fig.5.2 shows 1 MHz CV curves and V<sub>fb</sub> values after PMA. It can be seen that as the Gd<sub>2</sub>O<sub>3</sub> layer in B was isolated from the bottom SiO<sub>2</sub>, the V<sub>fb</sub> value was almost the same as the

HfO<sub>2</sub>-only stack in A. In C and D, as the  $Gd_2O_3$  layers contact SiO<sub>2</sub> directly,  $V_{fb}$  values shift to the negative direction. The result suggests that negative  $V_{fb}$  is due to direct contact interaction between  $Gd_2O_3$  and the interfacial SiO<sub>2</sub>.



Fig.5.2 1 MHz CV curves and  $V_{fb}$  values of MOSCAPs with structure A, B, C, and D after PMA (900°C/1min/N<sub>2</sub>).

#### $Dy_2O_3$

NMOSFETs with low  $V_{th}$  have also been demonstrated through  $Dy_2O_3$  capping with Mo(O, N) [10], TaC<sub>x</sub> [11] and TaN [12] metal gates.

#### $La_2O_3$

 $La_2O_3$  as a gate oxide has been studied extensively. Oxidizing a La metal layer on a Si substrate directly without a SiO<sub>2</sub> buffer resulted in voids and a rough interface [13]. When La metal was deposited on a 1.1nm SiO<sub>2</sub> buffer, the solid-reaction between La and SiO<sub>2</sub> resulted in a high quality LaSiO oxide layer.

NMOSFETs with La<sub>2</sub>O<sub>3</sub> capping and TiN (or TaN) metal gates have been fabricated [14-16]. Both NMOSFETs and PMOSFETs with HfLaO gate dielectrics have been demonstrated in [17, 18]. Fig.5.3 shows C-V curves for MOS HfO<sub>2</sub> and HfLaO capacitors with different La concentrations [17]. For a p-Si substrate with TaN metal gate, the V<sub>fb</sub> of a HfLaO (15% and 50% La composition) capacitor was shown more negative than a HfO<sub>2</sub> capacitor. For a n-Si substrate with Pt metal gate, the V<sub>fb</sub> of a HfLaO (50% only) capacitor was shown more positive than a HfO<sub>2</sub> capacitor.



Fig.5.3 Comparison of typical C-V curves for MOS HfO<sub>2</sub> and HfLaO capacitors with different La concentrations (La concentrations of 50%, 15%, and 0%, respectively) after a PMA of 1000-°C RTA/5s. Pt/HfO<sub>2</sub>/n-Si was only subjected to FGA at 420 °C for 30 min. Obvious  $V_{\rm fb}$  shift can be seen after La incorporation. (Note: Doping concentration for both p- and n-substrates is 6 ×  $10^{15}$  cm<sup>-3</sup>) [17].

Ohmori *et al* have studied MOSCAPs of  $La_2O_3$  on p-Si substrates with W and Pt metal gate [19]. Fig.5.4 shows V<sub>fb</sub> dependence on annealing ambient as a function of the Pt composition ratio R<sub>Pt</sub> in the W-Pt electrode [19]. A much larger positive V<sub>fb</sub> shift for Pt/La<sub>2</sub>O<sub>3</sub> compared to Pt/HfO<sub>2</sub> was observed after an oxygen gas annealing (OGA) sequent to a forming gas annealing (FGA).



Fig.5.4  $V_{fb}$  dependence on annealing ambients as a function of the Pt composition ratio  $R_{Pt}$  in a Pt-W electrode. (a) HfO<sub>2</sub> dielectric film after FGA and OGA (300°C). (b) La<sub>2</sub>O<sub>3</sub> dielectric film after FGA and OGA (300°C). A much larger positive  $V_{fb}$  shift for Pt/La<sub>2</sub>O<sub>3</sub> compared to Pt/HfO<sub>2</sub> after an OGA sequent to a FGA was observed [19].

#### 5.4 Comparison of different oxides of lanthanides

By comparing the results about  $Y_2O_3$ ,  $Gd_2O_3$ ,  $Dy_2O_3$  and  $La_2O_3$ , it seems that the interaction between SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> is the reason of the negative V<sub>fb</sub> shift for gate stacks with TaN, TiN, MoON and TaC. Sivaramani *et al* have proposed a dipole model for the interaction between SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> [16]. For  $La_2O_3$  gate stacks with Pt, the dominant contribution to the positive V<sub>fb</sub> shift is from Pt/La<sub>2</sub>O<sub>3</sub> interface after an OGA. Thus, in order to understand the V<sub>fb</sub> shift of a gate stack with a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y, Dy and La) capped on the Hf-based high-k dielectric layers, we must consider two dipoles: the dipole at  $Me_2O_3/SiO_2$  interface and the dipole at metal/high-k dielectric interface. The different behavior of V<sub>fb</sub> shift in TaN/HfLaO/SiO<sub>2</sub>/Si- and Pt/La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si-suggests that it is important to compare relative contribution of each dipole and to explore their possible interaction. Fig.5.5 shows the two-dipole formation in a gate stack schematically.



Fig.5.5 Two-dipole formation in a gate stack with a thin  $Me_2O_3$  layer capped on a thick SiO<sub>2</sub>.

#### 5.5 Summary

In summary, oxides of lanthanides have some similar properties. The mechanism of the  $V_{fb}$  shift by capping a thin layer of lanthanide oxides on SiO<sub>2</sub> and HfO<sub>2</sub>-based dielectrics might be from the same origin. Comparing these oxides together will give a clue to the physical mechanism. By reviewing the literature studies, we find that we must study two dipoles together: the dipole at Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface and the dipole at metal/high-k dielectric interface. In following chapters, we will discuss Gd<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub> and Dy<sub>2</sub>O<sub>3</sub> capping with TaN, W and Pt metal gates. No sputter target of La<sub>2</sub>O<sub>3</sub>.

#### 5.6 References

W.A. Henle, M.G. Ramsey, F.P. Netzer, R. Cimino, W. Braun, and S. Witzel, "Reactions at the Gd-Si(111)7×7 interface: Promotion of Si oxidation", Phys. Rev. B, 42, 11073 (1990).

[2] R.N. Sharma and A. C. Rastogi, "Structure and composition of interfacial silicon oxide layer in chemical vapor deposited  $Y_2O_3$ -SiO<sub>2</sub> bilayer for metal-insulator semiconductor devices", J. Appl. Phys. **76**, 4215 (1994).

[3] H Ofner, F.P. Netzer and J. A. D. Matthew, "Rare earth metal-SiO<sub>2</sub>-Si interfaces monitored by Auger spectroscopy", J .Phys.: Condens. Matter **4**, 9795 (1992).

[4] C. Durand, C. Dubourdieu, C. Vallee, V. Loup, M. Bonvalot, and O. Joubert,H. Roussel, O. Renault, "Microstructure and electrical characterizations of

yttrium oxide and yttrium silicate thin films deposited by pulsed liquid-injection plasma-enhanced metal-organic chemical vapor deposition", J. Appl. Phys. **96**, 1719 (2004).

[5] S.Y. Chiam, W. K. Chim, A.C.H. Huan, J. Zhang, J.S.Pan, "Coverage dependent reaction of yttrium on silicon and the oxidation of yttrium silicide investigated by x-ray photoelectron spectroscopy", J. Vac. Sci. Technol. A, **25**, 500 (2007).

[6] Feng Zhu, Se Jong Rhee, Chang Yong Kang, Chang Hwan Choi, Mohammad S. Akbar, Siddarth A. Krishnan, Manhong Zhang, Hyoung- Kim, Tackwhi Lee, Injo Ok, and Jack C. Lee, "Improving Channel Carrier Mobility and Immunity to Charge Trapping of High-K NMOSFET by Using Stacked Y<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> Gate Dielectric", Electron Device Letters, **26**, 2005 (2005).

[7] Andy Eu-Jin Lim, Rinus T.P. Lee, Xin Peng Wang, Wan Sik Hwang, Chih Hang Tung, Ganesh S. Samudra, Dim-Lee Kwong and Yee-Chia Yeo, " Yttrium- and Terbium- based interlayer on SiO<sub>2</sub> and HfO<sub>2</sub> gate dielectrics for work function modulation of nickel fully silicided gate in nMOSFET", Electron Device Letters, 28, 462 (2007).

[8] Apurba Laha, H. J. Osten and A. Fissel, "Influence of interfacial layer composition on the electrical properties of eptiaxial  $G_2O_3$  thin films for high-k application", Appl. Phys. Lett. **90**, 113508 (2007).

[9] Se Jong Rhee, Hyoung- Kim, Chang Yong Kang, Chang Hwan Choi, M. S. Akbar, Manhong Zhang, Tackwhi Lee, Injo Ok, Feng Zhu, Siddarth A. Krishnan, and Jack C. Lee, "Structural Optimization and Electrical Characteristics of Ultra-thin Gadolinium (Gd<sub>2</sub>O<sub>3</sub>) Incorporated HfO<sub>2</sub> n-MOSFETs", Device Research Conference, 219 (2005).

[10] J. Petry, R. Singanamalla, K. Xiong, C. Ravit, E. Simoen, R. O'Connor, A. Veloso, C. Adelmann, S.Van Elshocht, V. Paraschiv, S. Brus, J.Van Berkum, S. Kubicek, K. De Meyer, S.Biesemans, J.C. Hooker, "Tuning PMOS Mo(O,N)

metal gates to NMOS by addition of DyO capping layer", IEDM tech. dig., 329 (2007).

[11] V. S. Chang, L.-Å. Ragnarsson, G. Pourtois, R. O'Connor, C. Adelmann, S. Van Elshocht, A. Delabie, J. Swerts, N. Van der Heyden, T. Conard, H.-J. Cho, A. Akheyar, R. Mitsuhashi5, T. Witters, B. J. O'Sullivan, L. Pantisano, E. Rohr, P. Lehnen, S. Kubicek, T. Schram, S. De Gendt, P. P. Absil, and S. Biesemans, "A Dy<sub>2</sub>O<sub>3</sub>-capped HfO<sub>2</sub> Dielectric and TaC<sub>x</sub>-based Metals Enabling Low-V<sub>t</sub> Single-Metal-Single-Dielectric Gate Stack", IEDM tech. dig., 535 (2007).

[12] Tackhwi Lee, Se Jong Rhee, Chang Yong Kang, Feng Zhu, Hyoung- Kim, Changhwan Choi, Injo Ok, Manhong Zhang, Siddarth Krishnan, Gaurav Thareja, and Jack C. Lee, "Structural Advantage for the EOT Scaling and Improved Electron Channel Mobility by Incorporating Dysprosium Oxide (Dy<sub>2</sub>O<sub>3</sub>) into HfO<sub>2</sub> n-MOSFETs", Electron Device Letters, **27**, 640 (2006).

[13] Heiji Watanabe, Nobuyuki Ikarashi and Fuminori Ito, "La-silicate gate dielectrics fabricated by solid phase reaction between La metal and SiO<sub>2</sub> underlayers", Appl. Phys. 83, 3546 (2003).

[14] H. N. Alshareef, M. Quevedo-Lopez, H. C. Wen, R. Harris, P. Kirsch, P. Majhi, B. H. Lee, and R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Work function engineering using lanthanum oxide interfacial layers", Appl. Phys. Lett. **89**, 232103 (2006).

[15] S. Guha, V. K. Paruchuri, M. Copel, V. Narayanan, Y. Y. Wang, P. E. Batson, N. A. Bojarczuk, B. Linder, and B. Doris, "Examination of flatband and threshold voltage tuning of  $HfO_2$  /TiN field effect transistors by dielectric cap layers", Appl. Phys. Lett. **90**, 092902 (2007).

[16] P. Sivaramani, T. S. Böscke, J. Huang, C. D. Young, P. D. Kirsch, S. A.

Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J.

Lichtenwalner, 1J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET

V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007 pp. 68.

[17] X.P.Wang, H.Y.Yu, M.-F.Li, C.X.Zhu, S. Biesemans, Albert Chin, Y.Y. Sun, Y.P.Feng, Andy Lim, Yee-Chia Yeo, Wei Yip Loh, G. Q. Lo and Dim-Lee Kwong, "Wide  $V_{fb}$  and  $V_{th}$  tubability for Metal-Gated MOS devices with HfLaO gate dielectrics", Electron Device Letters, 28, 258 (2007).

[18] X.P.Wang, M. F.Li, Albert Chin, C.X.Zhu, Jun Shao, W. Lu, X.C. Shen, X.F. Yu, Ren Chi, C. Shen, A.C.H. Huan, J.S. Pan, A.Y. Du, Patric Lo, D.S.H. Chan, and Dim-Lee Kwong, "Physical and electrical characteristics of high-k gate dielectric  $Hf_{(1-x)}La_xO_y$ ", Solid State Electronics, 50, 986 (2006).

[19] K. Ohmori, P. Ahmet, K. Shiraishi, K. Yamabe, H. Watanabe, Y. Akasaka,
N. Umezawa1, K. Nakajima1, M.Yoshitake, T. Nakayama, K.-S. Chang, K. Kakushima, Y. Nara, M.L. Green, H. Iwai, K. Yamada, T. Chikyow,
"Controllability of Flatband Voltage in High-k Gate Stack Structures Remarkable Advantages of La<sub>2</sub>O<sub>3</sub> over HfO<sub>2</sub>", 2006 International conference on Solid-State and Integrated Circuit Technology, pp. 376.

## **Chapter 6**

# V<sub>fb</sub> shift of SiO<sub>2</sub> and HfO<sub>2</sub> with TaN Metal Gate:

# Varying N<sub>2</sub> Flow during TaN Deposition

#### 6.1 Overview

In this chapter, TaN deposition condition is calibrated by changing  $N_2$  flow rate during TaN deposition. A window of  $N_2$  flow rate has been found to deposit TaN with low resistivity and good thermal stability. Then the  $V_{fb}$  shift of TaN/SiO<sub>2</sub>/p-Si and TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si after PMA are compared. The formation of a thin layer of TaON (or TaSiON if the dielectric layer containing Si at TaN interface) at TaN interface is proposed, which is responsible for the dipole formation at TaN/dielectric interfaces.

#### **6.2 Motivation**

In order to study the reason of the negative  $V_{fb}$  shift induced by capping a thin oxide layer of rare earth metals such as La<sub>2</sub>O<sub>3</sub> and Gd<sub>2</sub>O<sub>3</sub> on SiO<sub>2</sub> and HfO<sub>2</sub> based dielectrics with TaN metal gate, the dipole property at the TaN/SiO<sub>2</sub> (or HfO<sub>2</sub>) interface must be understood. Previous students have optimized the TaN deposition condition. In our Kurt J. Lesker two-chamber sputter system, the target in Ta chamber is 6 inch in diameter. Our TaN deposition condition is 1.1kW/20sccm Ar/6.5sscm N<sub>2</sub>/10mTorr. The properties of TaN change usually when a new Ta target is installed. However, other unidentified factors may also affect the TaN deposition. It is noticed that sometimes TaN surface becomes dark and shows a mosaic structure after a PMA. As we want to the study the V<sub>fb</sub> shift due to a thin oxide layer of Me<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub> or HfO<sub>2</sub>, it is important to make sure that the V<sub>fb</sub> of TaN/SiO<sub>2</sub> (or HfO<sub>2</sub>) does not change very much due to unintentional changes of TaN deposition condition. The present work studies how resistivity, thermal stability and the effective work function of TaN change by varying N<sub>2</sub> flow rate during the deposition.

#### **6.3 Experimental**

For material analysis, 160nm TaN was deposited on 4.0nm  $SiO_2$ 1.1kW/20sccm Ar/10mTorr. The N<sub>2</sub> flow rate changed from 6.0 to 7.75 sccm (step: 0.05 sccm). Samples were divided into two splits. One split went through a post metal-deposition anneal (PMA) at 900 °C/1min/N<sub>2</sub>. Then resistivity and X-ray diffraction (XRD) were measured.

For MOSCAPs, two stacks of TaN/5nm HfO<sub>2</sub>/4nm SiO<sub>2</sub>/p-Si and TaN/4nm SiO<sub>2</sub>/p-Si were formed. The post-deposition-anneal (PDA) condition of HfO<sub>2</sub> was 500 °C/ 5min/N<sub>2</sub>. The N<sub>2</sub> flow rate changed from 6.0 to 7.75 sccm. Samples were also divided into two splits. One split went through a PMA at 900 °C/1min/N<sub>2</sub>.

#### 6.4 Results and discussion

Fig.6.1 shows resistivity measurement result without and with PMA. As can be seen that resistivity increased for  $N_2$  flow rate higher than 6.5 sccm and decreased for  $N_2$  flow rate lower than 6.5 sccm with PMA. Before PMA, the surface color of TaN changed from yellow to deep yellow with increasing  $N_2$ flow rate (picture not shown). After PMA, it became very dark for  $N_2$  flow rate lower than 6.5 sccm, but it did not change very much for higher  $N_2$  flow rate. The 6.5 sccm  $N_2$  flow rate was a turning point, whose after-PMA surface color changed from one experiment to the other. Fig.6.2 shows optical pictures of TaN surface with PMA. Some mosaic structures can be observed on surfaces of TaN under an optical microscope with  $N_2$  flow rate at 6.0 and 6.25 sccm.



Fig.6.1 The resistivity of 160 nm TaN versus  $N_2$  flow rate during TaN deposition (1.1kW, 10 mTorr, 20 sccm Ar) without and with PMA at 900°C/1min/N<sub>2</sub> anneal.



Fig.6.2 TaN surface color under an optical microscope after PMA.



Fig.6.3 X-ray diffraction measurement of TaN under the 2theta-omega mode: Black (black): without PMA; Red (gray): after PMA.

The structural change of TaN versus  $N_2$  flow rate was measured by X-ray diffraction (XRD). For as-deposited (before PMA) samples, all showed (111), (200) and (220) TaN peaks (Fig.6.3). After PMA, TaN peaks disappeared and new peaks appeared for the samples for  $N_2$  flow rate at 6.0 and 6.25 sscm. The results indicated TaN was thermally unstable for  $N_2$  flow rate below 6.5sccm. In addition, the intensity of TaN (220) peak was found to decrease with increasing the  $N_2$  flow rate. The peak position shift has been observed for (111), (200) and (220) after PMA, indicating the stress change happened after PMA.





Fig.6.4  $V_{fb}$  (a) and EOT (b) versus  $N_2$  flow rate for 4.0 nm SiO<sub>2</sub> and 5.0nm HfO<sub>2</sub>/4.0 nm SiO<sub>2</sub>/p-Si\_ without and with PMA.

Fig.6.4 shows  $V_{fb}$  and EOT versus  $N_2$  flow rate for 4.0 nm SiO<sub>2</sub> and 5.0nm HfO<sub>2</sub>/4.0 nm SiO<sub>2</sub>/p-Si without and with PMA (900°C/1 min in  $N_2$ ). A very large positive  $V_{fb}$  shift (0.25 V) was observed for TaN/SiO<sub>2</sub>/p-Si substrate with PMA at low  $N_2$  flow rate, and a small negative  $V_{fb}$  shift (< 0.1 V) at high  $N_2$  flow rates. A similar trend was observed for TaN/5.0nm HfO<sub>2</sub>/4nm SiO<sub>2</sub>/ p-Si substrate but with positive and negative  $V_{fb}$  shift (~0.1 V).



Fig.6.5 The schematic diagram of a gate stack with TaN metal gate after PMA. A thin layer of TaON or TaSiON forms at the interface between TaN and dielectric.

In order to explain the above  $V_{fb}$  shift, we propose that a thin layer of TaON form at TaN-dielectric interface after PMA. Fig.6.5 shows the schematic diagram of a gate stack with TaN metal gate after PMA. Y. Sugimoto *et al* have studied effective work function modulation of TaN metal gate on HfO<sub>2</sub> and SiO<sub>2</sub> with PMA temperature [1, 2]. They found that  $V_{fb}$  shifted positively. At the same, more Ta-O bonds formed at the TaN-dielectric interface with increasing PMA temperature. This indicates there is a correlation between  $V_{fb}$  shift and Ta-O bonds at the interface. Our results further point out the effect of N and Si and formation of TaON or TaSiON at the interface in general. It is proposed that a dipole related to this TaON/TaSiON layer shifts  $V_{fb}$ .

In later experiments,  $N_2$  flow rate is set at 6.75 sccm in order to have both low resistivity and good thermal stability.

#### 6.5 Summary

In summary, TaN deposition condition is calibrated by changing  $N_2$  flow rate during TaN deposition. A window of  $N_2$  flow rate has been found to deposit TaN with low resistivity and good thermal stability. Then the V<sub>fb</sub> shift of TaN/SiO<sub>2</sub>/p-Si and TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si after PMA are compared. The formation of a thin TaON or TaSiON layer at TaN interface and a dipole related to this interfacial are proposed.

#### **6.6 References**

Y. Sugimoto, M. Kajiwara, K. Yamamoto, Y. Suehiro, D. Wang, and H. Nahashima, Appl. Phys. Lett., "Effective work function modulation of TaN metal gate on HfO<sub>2</sub> after postmetallization annealing" **91**, 112105 (2007).
 Y. Sugimoto, K. Yamamoto, and H. Nahashima, "Electrical and structural solution and Hf properties of TaN gate electrodes fabricated by wet etching using NH<sub>4</sub>OH/H<sub>2</sub>O metal hard mask", Jpn. J. Appl. Phys. **46**, L211 (2007).

# **Chapter 7**

# Capping a Thin Layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> with TaN Metal Gate

### 7.1 Overview

In this chapter, we want to study the mechanism of the negative  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> with TaN metal gate. Keeping three mechanisms of Fermi-level pinning in mind, we want to examine the  $V_{fb}$  shift by studying:

- The interfaces of TaN/HfO<sub>2</sub>, TaN/Me<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>/Me<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>/SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>;
- (2) The mixture of MeSiO, and MeHfO;
- (3) The interaction between Me<sub>2</sub>O<sub>3</sub> and S-SiO<sub>2</sub> (sputtered SiO<sub>2</sub>) with and without a thick HfO<sub>2</sub> barrier layer to separate Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub> from the bottom interfacial SiO<sub>2</sub>;
- (4) The effects of different deposition conditions of  $Me_2O_3$ ;
- (5) XPS study of bonding configuration change due to capping  $Gd_2O_3$  on  $SiO_2$ ;
- (6) NMOSFETs with  $Me_2O_3$  capping on the interfacial SiO<sub>2</sub> layers.

We have found that the dipoles at TaN/HfO<sub>2</sub> and TaN/Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y, and Dy) interfaces are almost same. Neither MeHfO nor MeSiO is the reason of the negative  $V_{fb}$  shift after capping a layer of Me<sub>2</sub>O<sub>3</sub> on SiO<sub>2</sub>. The direct contact interaction between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> should be responsible for the negative  $V_{fb}$  shift based on the  $V_{fb}$  shift analysis. XPS study of capping Gd<sub>2</sub>O<sub>3</sub> on SiO<sub>2</sub> shows clear Si and O bonding change at the interface between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>. So a dipole forms at this interface, which causes the negative  $V_{fb}$  shift.

#### 7.2 Experimental

The beveled SiO<sub>2</sub> with varying thickness was thermally grown at 850 °C on p-Si (001) substrates (5~22 Ohm.cm). HfO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) were formed by DC sputtering in Ar from pure metal targets with PDA at 500 °C/5min in N<sub>2</sub>. TaN was deposited by DC sputtering. TaN was patterned using CF<sub>4</sub> Reaction ion etching (RIE). PMA was performed at 900 °C/1min in N<sub>2</sub>. After an Al backside contact formation by sputtering, a forming gas annealing was performed at 400°C for 30min.

#### $7.3 V_{fb}$ analysis of MOSCAPs with different gate stacks

Our initial experiments showed the negative  $V_{fb}$  shift appeared when  $Me_2O_3$  contacted the beveled SiO<sub>2</sub> layer directly. In order to examine whether

the interaction between  $Me_2O_3$  and  $SiO_2$  is the cause, the following studies have been performed.

7.3.1 Varying the thickness of the  $HfO_2$  barrier layer between  $Me_2O_3$  and the beveled  $SiO_2$ 



Fig.7.1  $V_{fb}$  of MOSCAPs of TaN/3nm Me<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si after PMA versus HfO<sub>2</sub> barrier thickness.

Fig.7.1 shows V<sub>fb</sub> of MOSCAPs of TaN/3nm Me<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si after PMA (900 °C/1min) versus HfO<sub>2</sub> barrier thickness. For the present PMA condition, 7 nm HfO<sub>2</sub> can "block" Me<sub>2</sub>O<sub>3</sub> electrically in the sense of no V<sub>fb</sub> shift compared to the HfO<sub>2</sub>-only stack (TaN//HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si).

7.3.2 Mixing HfO<sub>2</sub> with Me<sub>2</sub>O<sub>3</sub>



Fig.7.2 V<sub>fb</sub> of MOSCAPs of TaN/5nm  $(Me_2O_3)_x(HfO_2)_{1-x}/HfO_2$  (0 or 5nm)/4nm SiO<sub>2</sub> /p-Si versus x after PMA.

Fig.7.2 shows  $V_{fb}$  of MOSCAPs of TaN/5nm  $(Me_2O_3)_x(HfO_2)_{1-x}$  /5nm  $HfO_2$  /4nm SiO<sub>2</sub>/p-Si (circles) and TaN/5nm  $(Me_2O_3)_x(HfO_2)_{1-x}$ /4nm SiO<sub>2</sub>/p-Si (squares) versus x after PMA. A 5 nm HfO<sub>2</sub> barrier layer was used. This result shows that the mixing of HfO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> did not cause the negative V<sub>fb</sub> shift.

However, there was a structural change of  $(Me_2O_3)_x(HfO_2)_{1-x}$  (Me= Gd, Y and Dy) versus x, as has been proved by XRD. The mixing did not improve the crystallization temperature, but it did change the structure from monoclinic for  $HfO_2$  to tetragonal or cubic phase for  $Me_2O_3$  (Fig.7.3). Stress might change with x, too.





Fig.7.3 XRD measurement of  $(Me_2O_3)_x(HfO_2)_{1-x}$  versus x using grazing incident (5°): (a) Me=Gd, (b) Me=Y, (c) Me=Dy.

7.3.3 Gd<sub>2</sub>O<sub>3</sub> stacks on n- and p- Si substrates

S2			<u>S4</u>
S1	1.5nmGd <sub>2</sub> O <sub>3</sub>	<b>S</b> 3	1.5nm HfO <sub>2</sub>
5.0nm HfO <sub>2</sub>	3.5nm HfO <sub>2</sub>	5nm Gd <sub>2</sub> O <sub>3</sub>	3.5nm Gd <sub>2</sub> O <sub>3</sub>
1.9nm SiO₂	1.9nm SiO₂	1.9nm SiO₂	1.9nm SiO <sub>2</sub>
Si	Si	Si	Si

Fig.7.4 Structures of gate stack S1, S2, S3 and S4.

In this experiment, MOSCAPs with four dielectric structures have been studied: S1) TaN/5nm HfO<sub>2</sub>/1.9nm SiO<sub>2</sub>/Si; S2) TaN/1.5nm Gd<sub>2</sub>O<sub>3</sub>/3.5nm HfO<sub>2</sub>/1.9nm SiO<sub>2</sub>/Si; S3) TaN/5nm Gd<sub>2</sub>O<sub>3</sub>/1.9nm SiO<sub>2</sub>/Si; S4) TaN/1.5nm HfO<sub>2</sub>/3.5nm Gd<sub>2</sub>O<sub>3</sub>/1.9nm SiO<sub>2</sub>/Si (Fig.7.4). Fig.7.5 (a) presents V<sub>fb</sub> values for the four structures on both n- and p-Si (001) substrates without and with PMA. It can be seen that V<sub>fb</sub> values of both S3 and S4 shifted to the negative direction compared to S1 and S2 for both n- and p-MOSCAPs. Fig.7.5(b) shows V<sub>fb</sub>(n)-V<sub>fb</sub>(p), whch is equal to the Fermi-level difference of n- and p-Si substrates (note: the doping levels in both n- and p- substrates are about  $3.0 \times 10^{15}$  cm<sup>-3</sup>). The value was affected by fixed charges in gates stacks before PMA. After PMA, it was almost same for S1 and S2 and S3, and slightly different for S4, indicating that the mechanism of V<sub>fb</sub> shift does not depend on the doping type in Si substrates. So the V<sub>fb</sub> shift through Vo mechanism did not happen for 1.9nm beveled SiO<sub>2</sub>. Due to this reason, only p-Si substrates were used in other experiments.



Fig.7.5 (a)  $V_{fb}$  shift of MOSCAPs with four structures of S1, S2, S3 and S4 on both n- and p- Si (001) substrates. (b)  $V_{fb}(n)$ - $V_{fb}(p)$ 

# 7.3.4 $V_{fb}$ shift analysis: the effect of the different interfaces (TaN/HfO<sub>2</sub>,

#### TaN/Me<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>/SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>)

Gate structures of S5, S6, S7 and S8 are designed to compare the effect of the different interfaces (Fig.7.6). S5 and S6 focus on TaN/HfO<sub>2</sub> and TaN/Me<sub>2</sub>O<sub>3</sub>, and S7 and S8 on HfO<sub>2</sub>/SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>. As can be seen that V<sub>fb</sub> of S5 and S6 are almost same for Me=Gd, Y and Dy. The large negative V<sub>fb</sub> shift was observed for both S7 and S8. The different magnitude of V<sub>fb</sub> shift in S7 and S8 result from HfO<sub>2</sub> capping on Me<sub>2</sub>O<sub>3</sub> in S8. The same V<sub>fb</sub> shift in S5 and S6 indicates the contribution from the dipole at TaN/HfO<sub>2</sub> and TaN/Me<sub>2</sub>O<sub>3</sub> is almost same. It seems that the negative V<sub>fb</sub> shift is due to the direct contact of Me<sub>2</sub>O<sub>3</sub> with the beveled SiO<sub>2</sub> layer.

S6			S8
<b>S</b> 5	1.5nm Me <sub>2</sub> O <sub>3</sub>	S7	5.0nm HfO <sub>2</sub>
5.0nm HfO <sub>2</sub>	5.0nm HfO <sub>2</sub>	1.5nm Me <sub>2</sub> O <sub>3</sub>	1.5nm Me <sub>2</sub> O <sub>3</sub>
SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>
p-Si	p-Si	p-Si	p-Si

Fig. 7.6 Gate structures of S5, S6, S7 and S8.



Fig.7.7 (a)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Gd without and with PMA at 900  $^{\circ}C/1min/N_2$ .



Fig.7.7 (b)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Y without and with PMA at 900 °C/1min/N<sub>2</sub>.



Fig.7.7 (c)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Dy without and with PMA at 900 °C/1min/N<sub>2</sub>.

7.3.5  $V_{\rm fb}$  shift analysis: the effect of varying the beveled  $SiO_2$  and  $Me_2O_3$  thickness



Fig.7.8 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thicknesses of both  $Gd_2O_3$  and  $SiO_2$  while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.



Fig.7.9 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thicknesses of both  $Y_2O_3$  and  $SiO_2$  while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.



Fig.7.10 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thicknesses of both  $Dy_2O_3$  and  $SiO_2$  while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.

In (7.3.4), the negative  $V_{fb}$  shift is observed in both S7 and S8, indicating it is caused by the interaction between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>. In order to understand the interaction, we study the  $V_{fb}$  shift by varying the thickness of both Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> in S7 and S8 while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm. From Fig.7.8-10, it can be seen that the negative  $V_{fb}$  shift is almost constant with increasing the beveled SiO<sub>2</sub> thickness before PMA. It increases with increasing  $Me_2O_3$  thickness after PMA. Between S7 and S8, it is larger in S7. Among  $Gd_2O_3$ ,  $Y_2O_3$  and  $Dy_2O_3$ , the difference is the smallest in  $Dy_2O_3$ . After PMA,  $Me_2O_3$  diffused into the beveled SiO<sub>2</sub> in S7 forming a silicate layer (MeSiO), and decreased the EOT of the gate stack. The formation of the silicate layer might also drive  $HfO_2$  in S8 to diffuse into the beveled SiO<sub>2</sub>, and make a stronger EOT decrease in S8. There are two regions in EOT change: (1) the interfacial SiO<sub>2</sub> growth dominant region for thin beveled SiO<sub>2</sub>; (2) the diffusion-dominant region, oxygen diffuses through the gate dielectric to the Si interface and results in the growth of the interfacial SiO<sub>2</sub>. In the diffusion-dominant region, the interfacial SiO<sub>2</sub> thickness does not change very much and the dominant process is the silicate formation.

#### 7.3.6 Interaction between sputtered SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> with a HfO<sub>2</sub> barrier

In this experiment, we want to compare  $V_{fb}$  and EOT change of TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/7nm HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si and TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/6.5nm SiO<sub>2</sub>/p-Si. S-SiO<sub>2</sub> was sputtered SiO<sub>2</sub>. Here the bottom SiO<sub>2</sub> layers (4.0nm and 6.5nm) were thermally grown at 850 °C/30min. S-SiO<sub>2</sub> was sputtered SiO<sub>2</sub> (6nm). Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) was also sputtered. Its thickness was 1, 2, and 3nm. The processing steps are as following:



Fig.7.11 Process flow of forming a bilayer of Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub> with a 7nm ALD HfO<sub>2</sub> barrier layer.

Fig.7.11 shows the process flow of forming a bilayer of Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub> with a 7nm ALD HfO<sub>2</sub> barrier layer. There were two conditions for Me<sub>2</sub>O<sub>3</sub> formation: (1) For the usual "**PDA**" condition, Me<sub>2</sub>O<sub>3</sub> was sputtered from a Me target in Ar and 30 mTorr. The PDA (PDA2) was performed at 500°C/5min/N<sub>2</sub>. (2) For the "**No PDA**" condition, Me<sub>2</sub>O<sub>3</sub> was sputtered from a Me target in Ar and 10 mTorr. TaN was deposited with no PDA (skip PDA2) and no air exposure for the Me<sub>2</sub>O<sub>3</sub> layer. In this way, an oxygen deficient Me<sub>2</sub>O<sub>3</sub> layer was formed.


Fig.7.12 V<sub>fb</sub> and EOT change of TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/7nm HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si (Squares) and TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/6.5nm SiO<sub>2</sub>/p-Si (Circles) without (W/O) and with PMA. The Me<sub>2</sub>O<sub>3</sub> thickness is 1, 2 and 3nm. The two deposition conditions of the Me<sub>2</sub>O<sub>3</sub> layer are "**PDA**" (Solid) and "**No PDA**" (Hollow).

Fig.7.12 shows V<sub>fb</sub> and EOT change of TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/7nm HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si and TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/6.5nm SiO<sub>2</sub>/p-Si without and with PMA. Comparing with Fig.7.8-10, there is almost no negative V<sub>fb</sub> shift in TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/7nm HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si, while there is still a large negative V<sub>fb</sub> shift in TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/p-Si. After

PMA, there is a slight negative  $V_{fb}$  shift in TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/7nm HfO<sub>2</sub>/4.0nm SiO<sub>2</sub>/p-Si for the "**No PDA**" Me<sub>2</sub>O<sub>3</sub>. It implies that the large negative  $V_{fb}$  shift in TaN/Me<sub>2</sub>O<sub>3</sub>/6nm S-SiO<sub>2</sub>/6.5nm SiO<sub>2</sub>/p-Si is not caused by the interface Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub>, but by the interface Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>. Some Me diffused through the 6nm S-SiO<sub>2</sub> and reached the bottom SiO<sub>2</sub> layer. Another conclusion is that the "**No PDA**" Me<sub>2</sub>O<sub>3</sub> enhances the negative  $V_{fb}$  shift and MeSiO formation.

# 7.3.7 Interaction between sputtered SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> without a HfO<sub>2</sub> barrier layer

(1) Thermally grow a 6.5 nm SiO<sub>2</sub> layer on p-Si (001) substrates
(2) Sputter 3 and 6nm S-SiO<sub>2</sub> from a Si target
(3) PDA1: anneal them first at 600°C/20min/O<sub>2</sub>, then at 800°C/30s/O<sub>2</sub>
Split-1: "PDA"
(4a) Sputter 1, 2, and 3 nm Me<sub>2</sub>O<sub>3</sub> on S-SiO<sub>2</sub> (0, 3, and 6nm) in Ar, 30mTorr from a Me target
(5a) PDA2: anneal Me<sub>2</sub>O<sub>3</sub> at 500°C/5min/N<sub>2</sub>
(6a) Sputter TaN
Split-2: "No PDA"
(4b) Sputter 1, 2, and 3 nm Me<sub>2</sub>O<sub>3</sub> on S-SiO<sub>2</sub> (0, 3, and 6nm) in Ar, 10mTorr from a Me target
(5b) Skip PDA2
(6b) Sputter TaN without exposure to air after (4b)

Fig.7.13 Process flow forming a bilayer of  $Gd_2O_3/S$ -SiO<sub>2</sub> on 6.5nm thermal SiO<sub>2</sub> (without a HfO<sub>2</sub> barrier layer)

In this experiment, we want to study the  $V_{fb}$  shift of gate stacks of TaN/Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub>/SiO<sub>2</sub>/p-Si by varying thicknesses of both Me<sub>2</sub>O<sub>3</sub> and S-SiO<sub>2</sub>. Here the bottom SiO<sub>2</sub> layer (6.5nm) was thermally grown at 850 °C/30min. S-SiO<sub>2</sub> was sputtered SiO<sub>2</sub> (0, 3 and 6nm). Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) was also sputtered. Its thickness is 1, 2, and 3nm. The processing steps are shown in Fig.7.13.



Fig.7.14  $V_{fb}$  and EOT change of gate stacks of TaN/Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub>/SiO<sub>2</sub>/p-Si without (W/O) and with PMA. The three S-SiO<sub>2</sub> thicknesses are 0nm (Squares), 3nm (Circles) and 6nm (Triangles). The Me<sub>2</sub>O<sub>3</sub> thicknesses are 1, 2 and 3nm.

The two deposition conditions of the Me<sub>2</sub>O<sub>3</sub> layer are "**PDA**" (Solid) and "**No PDA**" (Hollow).

Fig.7.14 shows  $V_{fb}$  and EOT change of gate stacks of TaN/Me<sub>2</sub>O<sub>3</sub>/S-SiO<sub>2</sub>/SiO<sub>2</sub>/p-Si without and with PMA. The "**No PDA**" Me<sub>2</sub>O<sub>3</sub> has the strongest effect on the  $V_{fb}$  when S-SiO<sub>2</sub> is zero, which is saying that Me<sub>2</sub>O<sub>3</sub> is directly deposited on the thermally grown SiO<sub>2</sub>. It enhances the negative  $V_{fb}$  shift, especially without PMA. The S-SiO<sub>2</sub> decreases the effect of "**No PDA**" Me<sub>2</sub>O<sub>3</sub>. The "**No PDA**" Me<sub>2</sub>O<sub>3</sub> is clearly seen to enhance the negative  $V_{fb}$  shift and the silicate (MeSiO) formation.

7.3.8 Interaction between sputtered  $SiO_2$  and  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  without and with a HfO<sub>2</sub> barrier layer



Fig.7.15 Gate stacks to study interaction interaction between sputtered SiO<sub>2</sub> and  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$ : (A) without and (B) with a HfO<sub>2</sub> barrier layer.



Fig.7.16 (a)  $V_{fb}$  and (b) EOT of gate stacks shown in Fig.7.15 versus x in  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  without and with PMA.

Fig.7.15 shows gate stack structures to study interaction between sputtered S-SiO<sub>2</sub> and  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  without and with a HfO<sub>2</sub> barrier layer.  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  was formed by co-sputtering Gd and Si in Ar with PDA at 600 °C/5min in N<sub>2</sub>. The composition x was changed through changing the DC power applied to the Si target. PMA was performed at 900 °C/1min in N<sub>2</sub> as usual. Fig.7.16 shows V<sub>fb</sub> and EOT of gate stacks versus x in  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  without and with PMA.

For gate stacks without a HfO<sub>2</sub> barrier, x=0 (Gd<sub>2</sub>O<sub>3</sub>) had a slight larger magnitude of negative V<sub>fb</sub> shift than  $x\neq 0$  (GdSiO) before PMA. After PMA, V<sub>fb</sub> shifted more negatively for all x but with the largest magnitude for x=0. For gate stacks with  $x\neq 0$ , V<sub>fb</sub> did not change very much when x increased from 23% to

50% without and with PMA. EOT decreased for x=0 due to more silicate formation and increased for  $x\neq 0$  after PMA.

With a 5.0nm HfO<sub>2</sub> barrier, the gate stack with x=0 (Gd<sub>2</sub>O<sub>3</sub>) did not have a negative V<sub>fb</sub> shift, and the stacks with  $x\neq 0$  (GdSiO) had a small negative V<sub>fb</sub> shift of about 0.2V compared to the gate stack with x=0 before PMA. After PMA, V<sub>fb</sub> of the gate stack with x=0 did not change very much while V<sub>fb</sub> of the stacks with  $x\neq 0$  shifted positively. Such kind of positive V<sub>fb</sub> shift might be due to two reasons for the gate stacks with  $x\neq 0$ : (1) the change of oxygen deficiency in the (Gd<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub>(S-SiO<sub>2</sub>)<sub>x</sub> layer and/or (2) the change of bonding state in the interfacial layer of TaSiON after PMA (see chapter 6).

From the above results, two conclusions can be drawn: (1) The dominant negative  $V_{fb}$  shift is due to the interaction between Gd (or Gd<sub>2</sub>O<sub>3</sub>) and the bottom thermal SiO<sub>2</sub>, (2)  $V_{fb}$  of the gate stacks with  $x\neq 0$  does not change very much with x. In addition, no negative  $V_{fb}$  shift was observed when a layer of  $(Gd_2O_3)_{1-x}(S-SiO_2)_x$  was deposited directly on a thick HfO<sub>2</sub> layer (data not shown). So the silicate (GdSiO) is not the reason for the dominant negative  $V_{fb}$ shift.

### 7.4 XPS study of Gd<sub>2</sub>O<sub>3</sub> capping

#### 7.4.1 Thick beveled SiO<sub>2</sub> layers

In this experiment, we studied 1nm  $Gd_2O_3$  capping on a thick beveled  $SiO_2$  layer (38.6nm). Samples were not grounded. The take-off angle was  $45^{\circ}$ .

Three samples: 1) 38.6nm SiO<sub>2</sub>; 2) 1.0nm Gd<sub>2</sub>O<sub>3</sub> deposited on above SiO<sub>2</sub> with PDA at 500  $^{\circ}$ C/5min/N<sub>2</sub>; 3) further annealing the deposited Gd<sub>2</sub>O<sub>3</sub> at 900  $^{\circ}$ C//1min in N<sub>2</sub> (PMA).

Fig.7.17 shows XPS spectra around Si 2p and O 1s. For Si 2p, besides the peak of Si<sup>+4</sup> (104.2eV), another peak appeared at 102.6eV in two Gd<sub>2</sub>O<sub>3</sub>- capped samples. This peak was between the usual Si<sup>+3</sup> (103.1 eV) and Si<sup>+2</sup> (102.eV) [2]. For O 1s, besides Si-O bonding at 533.5 eV, another peak appeared at 531.9 eV in Gd<sub>2</sub>O<sub>3</sub>-capped samples.



Fig.7.17 XPS spectra of (a) Si 2p and (b) O1s for 1nm  $Gd_2O_3$  capping on a 38.6nm thermal SiO<sub>2</sub> layer. Samples were not grounded. The take-off angle was  $45^{\circ}$ .

### 7.4.2 Thin beveled SiO<sub>2</sub> layers

In this experiment, we studied  $Gd_2O_3$  capping on a thin beveled  $SiO_2$  layer (1.5nm). After RCA cleaning, 1.5nm thermal oxide was grown on p-Si (001)

substrates (5~22  $\Omega$  cm) at 700 °C in a furnace. Then 0.5, 1.5 and 3.0nm Gd<sub>2</sub>O<sub>3</sub> were sputtered on the top of the 1.5nm SiO<sub>2</sub> layer. PDA was performed at 500 °C/5min/N<sub>2</sub>. Samples were divided into two splits, and one split went through another annealing at 900 °C/1min/N<sub>2</sub> (PMA condition). The control sample was 3.3nm thermal SiO<sub>2</sub> grown at 850 °C. Backside Al was sputtered and annealed at 450 °C/3min/N<sub>2</sub> in a rapid thermal annealing (RTA) chamber. During XPS measurement, samples were grounded (see Chapter 9), and the take-off angle was 75°. XPS spectra were realigned to Si<sup>0</sup> 2p (99.3 eV) to remove the effect of the remaining charging.





Fig.7.18 Binding energies of (a) Si 2p, (b) Gd 4d and (c) O 1s for samples of 0.5, 1.5 and 3.0nm Gd<sub>2</sub>O<sub>3</sub> on 1.5nm SiO<sub>2</sub> and 3.3nm thermal SiO<sub>2</sub>. Solid line: after PDA; Solid line + symbols: after PMA. The Binding energy positions of Si<sup>+4</sup> (104.0 eV), Si<sup>+3</sup> (102.9eV), Si<sup>+2</sup> (101.8 eV) and Si<sup>+1</sup> (101 eV) shown in (a) are from [2]. The arrows in (c) indicate multiple oxygen bonding states with thick Gd<sub>2</sub>O<sub>3</sub> capping (Before PMA). Solid line (Si-O: 533.5 eV) and dashed line (531.87 eV) in (c) correspond to two O 1s related peaks in Fig. 71.16(b), respectively.

Fig.7.18(a) implies that thicker  $Gd_2O_3$  layers enhanced the interfacial  $SiO_2$  growth during PMA. The intensity of Si-O bonding was found to decrease with increasing  $Gd_2O_3$  thickness before PMA. Both silicide (Si-Gd) and silicate (Si-O-Gd) bonds might exist. From Fig.7.18(b), the binding energy of Gd increased after PMA, indicating more Gd-O or Si-Gd bonds converted to the silicate bonds (Si-O-Gd). From Fig. 7.18(c), there were several oxygen related bonding states in thicker  $Gd_2O_3$  layers.

### 7.4.3 Angle-resolved XPS measurement

In this experiment, an angle resolved XPS measurement was performed on a sample with a layer of 3.0nm  $Gd_2O_3$  on 1.5nm SiO<sub>2</sub>. Three take-off angles of 15°, 45° and 75° were chosen. Samples went through a PDA at 50° °C/5min/N<sub>2</sub> after  $Gd_2O_3$  deposition and another annealing at 45° °C/3min/N<sub>2</sub> after a backside Al deposition. The control sample was 3.3nm thermally grown SiO<sub>2</sub>. They were grounded during XPS measurement.





Fig.7.19 Angle-resolved XPS measurement of 3.0nm Gd<sub>2</sub>O<sub>3</sub> on 1.5nm SiO<sub>2</sub>: (a) Si 2p. Vertical lines:1 (Si<sup>+1</sup>:101 eV)), 2(Si<sup>+2</sup>:101.8eV), 3(Si<sup>+3</sup>:102.9eV), 4(Si<sup>+4</sup>:104eV) [2].(b) Gd 4d, (c) O 1s. Vertical solid line: (Si-O: 533.5eV), vertical dashed line: (Gd-induced peak: 531.87eV). The take-off angle was 15°, 45° and 75°.

At the take-off angle of  $75^{\circ}$ , XPS detected the deepest thickness of the samples. From Fig.7.19 (a) and (c), at the interface between Gd<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>, Gd induced Si<sup>+3</sup>-like bonding and O-bonding change.

At the take-off angle of  $15^{\circ}$ , XPS detected the outmost surface layer of the sample. By carefully examining Fig.7.19 (a)-(c), we could conclude the outmost surface layer was Si-rich. It indicated that Si diffused though the Gd<sub>2</sub>O<sub>3</sub> layer and piled at the outmost surface. Indeed, for rare-earth metal oxides deposited on Si (001) substrates, a silicate layer forms after high-temperature annealing with Si as the dominant diffusing species. It is found that Si diffuses more easily

into rare earth metal oxides with larger metal ion radii such as  $La_2O_3$  and  $Pr_2O_3$ [3, 4].

7.5 The model of the negative  $V_{fb}$  shift due to  $Me_2O_3$  capping on SiO<sub>2</sub>



Fig.7.20 (L) Schematic diagram of the structure and the dipole formation at the interface of the silicate layer and the beveled  $SiO_2$  layer. (R) Reaction mechanisms: Reaction (1) is valid for O-rich Me<sub>2</sub>O<sub>3</sub>; Reaction (2), (3), and (4) are valid for oxygen deficient Me<sub>2</sub>O<sub>3</sub>. In the latter case, Si-Me bonds might form [5].

Iwamoto *et al* have shown that the dipole formation at the  $Al_2O_3/SiO_2$ interface and this interface is more important in controlling  $V_{fb}$  shift than the metal gate/high-k interface [6]. The  $V_{fb}$  value saturates when  $Al_2O_3$  thickness increases more than 1.0nm. The almost constant negative  $V_{fb}$  shift versus beveled SiO<sub>2</sub> thickness before PMA in Fig. 7.8-10 indicates its dipole origin based on the general  $V_{fb}$  formula (Eq.9) in chapter 4 if we assume small contribution of the bulk charges. The dipole forms at the interface between

Me<sub>2</sub>O<sub>3</sub> and interfacial SiO<sub>2</sub>. The magnitude of negative V<sub>fb</sub> shift increases with increasing Me<sub>2</sub>O<sub>3</sub> thickness after PMA. A MeSiO layer is formed between  $Me_2O_3$  and SiO<sub>2</sub>. It is proposed that there are additional contributions to the negative  $V_{fb}$  shift after PMA. The above XPS data have shown that the silicon and oxygen bonding configuration change due to  $Gd_2O_3$  capping before and after PMA. Another important question is at what Me<sub>2</sub>O<sub>3</sub> thickness, the V<sub>fb</sub> shift saturates. Before PMA, the negative  $V_{fb}$  shift saturates when Me<sub>2</sub>O<sub>3</sub> thickness is larger than 1.5nm from Fig.7.8-10. After PMA, the V<sub>fb</sub> shift does not saturate even for 4.5nm Me<sub>2</sub>O<sub>3</sub>. What causes this difference? LeBeau *et al* have studied  $Dy_2O_3$  and  $Ho_2O_3$  capping on HfSiON with TaN metal gate [7]. After 1000 °C/5s annealing, they observed the similar negative V<sub>fb</sub> shift compared to the reference HfSiON MOSCAP with neither Dy<sub>2</sub>O<sub>3</sub> nor Ho<sub>2</sub>O<sub>3</sub> capping. They also observed the reduction of interfacial SiO<sub>2</sub> due to the oxygen deficiency in Dy<sub>2</sub>O<sub>3</sub> and  $Ho_2O_3$  and some crystallite grains extending from  $Dy_2O_3$  or  $Ho_2O_3$  into HfSiON. Based on this result, it is suggested that further transmission electron microscopy (TEM) investigation is needed to study why the magnitude of negative  $V_{fb}$  shift increases with increasing Me<sub>2</sub>O<sub>3</sub> thickness in Fig 7.8-10.

From above discussion, we conclude that a dipole forms at the interface between  $Me_2O_3$  (or MeSiO) and the interfacial SiO<sub>2</sub> layer. The dipole formation is due to the bonding configuration change (Si, O and Me) at the interface. When there is an oxygen deficiency in  $Me_2O_3$ , another dipole through Vo mechanism is expected to form (Fig. 7.14(a)). As oxygen vacancies have already formed during Me<sub>2</sub>O<sub>3</sub> deposition ("**No PDA**"), only electron transfer from Me<sub>2</sub>O<sub>3</sub> to TaN is needed for the dipole formation. In addition, with oxygen deficiency in Me<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub> can be reduced and Si-Me bonds might form at the interface between MeSiO and the interfacial SiO<sub>2</sub> [5]. Thus the interfacial dipole is changed and an enhanced negative V<sub>fb</sub> shift due to two-dipole formation (One dipole at the interface and the other one induced by oxygen vacancy) is observed. Fig.7.19 shows such a model. The small negative V<sub>fb</sub> shift at the interface between S-SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub> indicates the interface dipole critically depends on the microstructure at the high-k/SiO<sub>2</sub> interface.

### 7.6 NMOSFETs with Me<sub>2</sub>O<sub>3</sub> capping on the beveled SiO<sub>2</sub> layers

In this experiment, we have studied NMOSFETs with a thin  $Me_2O_3$  capping on the beveled SiO<sub>2</sub> layers in gate stacks. We also studied the effect of capping a HfO<sub>2</sub> layer on the Me<sub>2</sub>O<sub>3</sub> layer. Table 7.1 gives structures of two kinds of gate stacks. The beveled SiO<sub>2</sub> thickness was 1.3, 4.0 and 6.5nm. The control stack is TaN/4nm HfO<sub>2</sub>/1.3nm SiO<sub>2</sub>/Si. As we have seen in above studies, capping a HfO<sub>2</sub> layer on Me<sub>2</sub>O<sub>3</sub> results in a larger V<sub>fb</sub> shift for Me=Gd and Y, and a much smaller one for Me=Dy. The reason is still not clear yet, but it is interesting to see that how such a difference affects the transistor

performance. PDA was performed at 600  $^{\circ}$ C for 5min in N<sub>2</sub> to make sure that there was not oxygen deficiency in Me<sub>2</sub>O<sub>3</sub>. We want to focus on the effects of the dipole at the interface between Me<sub>2</sub>O<sub>3</sub> (or MeSiO) and interfacial SiO<sub>2</sub> only. Fig.7.21 shows the process flow for NMOSFET fabrication.

Table 7.1 Gate stack structures for NMOSFETs with 0.5nm  $Me_2O_3$  on the beveled SiO<sub>2</sub> layers.

Beveled SiO <sub>2</sub>	The top part of a stack		
Control:			
1.3nm SiO <sub>2</sub>	TaN/4nm HfO₂		
1.3nm SiO <sub>2</sub>	A) TaN/3nm HfO <sub>2</sub> /0.5nm $Me_2O_3$		
4.0nm SiO <sub>2</sub>	A) TaN/3nm HfO <sub>2</sub> /0.5nm Me <sub>2</sub> O <sub>3</sub>		
	B) TaN/0.5nm Me <sub>2</sub> O <sub>3</sub>		
6.5nm SiO <sub>2</sub>	A) TaN/3nm HfO <sub>2</sub> /0.5nm Me <sub>2</sub> O <sub>3</sub>		
	B) TaN/0.5nm Me <sub>2</sub> O <sub>3</sub>		

- Field oxide growth and active pattern formation
- RCA clean and the beveled thermal SiO<sub>2</sub> growth
- Me<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> sputter from Me and Hf targets
- PDA: 600°C/5min/N<sub>2</sub>
- TaN (200 nm) deposition and patterning using  $CF_4$  RIE
- S/D implantation: P/50keV/5×10<sup>15</sup>/cm<sup>2</sup>
- Dilute HF dip and LTO (200nm) deposition
- Contact etching and implant activation (900 °C/1min/N<sub>2</sub>)
- Front Al deposition and patterning
- Backside Al deposition
- Forming gas anneal at 400 °C/30min

Fig.7.21 Process flow for NMOSFET fabrication



Fig.7.22  $V_{th}$  and EOT of NMOSFETs versus the beveled SiO<sub>2</sub> thickness with Me<sub>2</sub>O<sub>3</sub> capping (Me=Gd, Y, and Dy).



Fig.7.23 The density of interface states ( $D_{it}$ ) versus the beveled SiO<sub>2</sub> thickness measured by the charge- pumping technique with (Solid) and without (Hollow) HfO<sub>2</sub> capping layer on Me<sub>2</sub>O<sub>3</sub>.



Fig.7.24 Electron mobility versus  $E_{eff}$  for NMOSFETs with Gd (a), Y (b) and Dy (c), respectively. Solid and Hollow symbols are for devices with and without 3nm HfO<sub>2</sub> capping, respectively.

Fig.7.22 shows threshold voltage (V<sub>th</sub>) and EOT. Comparing with the control HfO<sub>2</sub> stack, capping Me<sub>2</sub>O<sub>3</sub> makes V<sub>th</sub> decrease at least 250 mV. For the same beveled SiO<sub>2</sub> thickness, it is slightly decreased by capping 3nm HfO<sub>2</sub> on 0.5nm Me<sub>2</sub>O<sub>3</sub>. It is different from the trend extracted on MOSCAPs. One possible reason is that the thickness of  $Me_2O_3$  is too thin (See Fig.7.8-10). Another trend of  $V_{th}$  decreasing with increasing beveled SiO<sub>2</sub> thickness is very clear. In Fig.7.7, even in the case of only HfO<sub>2</sub> capping, V<sub>fb</sub> shift versus beveled SiO<sub>2</sub> thickness is not a constant for a fixed high-k layer after PMA. So it is not clear at this moment whether  $V_{th}$  decreasing with increasing beveled SiO<sub>2</sub> thickness is caused by the interaction between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> or by other reasons. Fig.7.23 presents the density of interface states  $(D_{it})$  measured using the charge pumping technique. The D<sub>it</sub> decreases with increasing the beveled SiO<sub>2</sub> thickness. For 1.3nm beveled SiO<sub>2</sub> thickness, capping 0.5nm Me<sub>2</sub>O<sub>3</sub> on SiO<sub>2</sub> does not degrade the interface quality compared to the control device. Fig.7.24 shows electron mobility versus effective electric field. The MOSFETs of 3nm HfO<sub>2</sub>/0.5nm Me<sub>2</sub>O<sub>3</sub>/1.3nm SiO<sub>2</sub>/Si exhibit a higher mobility than the control device. For 4.0 and 6.5nm SiO<sub>2</sub>, the mobility is higher for the stack with the 3nm HfO<sub>2</sub> capping.

### 7.7 Summary

In summary, we have studied the mechanism of the negative  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub>-related high-k dielectrics with TaN metal gate. We have shown that due to the interaction between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>, a dipole forms at the interface between the MeSiO layer and the remaining interfacial SiO<sub>2</sub> layer. This dipole is due to the local bonding configuration change (Si, O and Me) at the interface between MeSiO and the interfacial SiO<sub>2</sub>. Our data on NMOSFETs have shown that the dipole could decrease the threshold voltage at least 250 mV. In addition, with Me<sub>2</sub>O<sub>3</sub> capping, the electron mobility was also improved compared to the HfO<sub>2</sub> control device.

#### 7.8 References

P. Sivaramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A. Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J. Lichtenwalner, J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007 pp. 68.

[2] C. Durand, C. Dubourdieu, C. Vallee, V. Loup, M. Bonvalot, and O. Joubert,H. Roussel, O. Renault, "Microstructure and electrical characterizations of yttrium oxide and yttrium silicate thin films deposited by pulsed liquid-injection

plasma-enhanced metal-organic chemical vapor deposition", J. Appl. Phys. **96**, 1719 (2004).

[3] Haruhiko Ono, Tooru Katsumata, "Interfacial reactions between thin rareearth-metal oxide films and Si substrates", Appl. Phys. Lett. **78**, 1832 (2001).

[4] G. L. Molnar, G. Peto, Z. Vertesy, and E. Zsoldos, "Kinetic shape formation during Gd thin film and Si(100) solid phase reaction", Appl. Phys. Lett. **74**, 1672 (1999).

[5]H Ofner, F.P. Netzer and J. A. D. Matthew, "Rare earth metal-SiO<sub>2</sub>-Si interfaces monitored by Auger spectroscopy", J .Phys.: Condens. Matter **4**, 9795 (1992).

[6] Kunihiko Iwamoto,Yuuichi Kamimuta, Arito Ogawa,Yukimune Watanabe, Shinji Migita, Wataru Mizubayashi, Yukinori Morita, Masashi Takahashi, Hiroyuki Ota, Toshihide Nabatame, and Akira Toriumi, "Experimental evidence for the flatband voltage shift of high-*k* metal-oxidesemiconductor devices due to the dipole formation at the high-*k*/SiO<sub>2</sub> interface", Appl. Phys. Lett. **92**, 132907 (2008).

[7] James M. LeBeau, Jesse S. Jur, Daniel J. Lichtenwalner, H. Spalding Craft, Jon-Paul Maria, Angus I. Kingon, Dmitri O. Klenov, Joël Cagnon, and Susanne Stemmer, "High temperature stability of Hf-based gate dielectric stacks with rare-earth oxide layers for threshold voltage control", Appl. Phys. Lett. **92**, 112912 (2008).

### **Chapter 8**

## Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) Capping on SiO<sub>2</sub> and HfO<sub>2</sub> with W and Pt Metal Gate

### 8.1 Overview

In this chapter, we study mechanism of the  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> with W and Pt metal gate. We have observed the  $V_{fb}$  shift due to the dipole change at M-D interfaces for W and Pt after a forming gas anneal or an oxygen gas anneal. For thin interfacial SiO<sub>2</sub> layers, it is shown to be possible for another dipole to form through the Vo mechanism. The study suggests it is interesting to explore the possible interaction among three dipoles: the dipole at the M-D interface, the dipole at the interface between the silicate layer (MeSiO) and the interfacial SiO<sub>2</sub>, and the dipole formed through the oxygen vacancy (Vo) mechanism.

### 8.2 Motivation

As we have discussed in chapter 4, the dipole formation at the interface between metal gate and high-k dielectric (M-D) is one of Fermi-level pinning mechanisms. This dipole changes with materials and processes. For example, Ohmori *et al* have shown that the dipoles at the interfaces of W/HfO<sub>2</sub> and Pt/HfO<sub>2</sub> change after a forming gas anneal (FGA) or an oxygen gas anneal (OGA) at temperature from 250 to 450 °C [1]. W and Pt have a relatively large difference in work function (4.7 and 5.5 eV for W and Pt, respectively) with the number of valence electrons changing from  $(5d^46s^2, W)$  to  $(5d^96s^1, Pt)$ . By using a W-Pt mixture as the metal gate, they have measured V<sub>fb</sub> shift versus Pt ratio in the W-Pt gate (Fig.8.1). We want to study Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) capping on SiO<sub>2</sub> and HfO<sub>2</sub> with W and Pt metal gate. Our goal is to explore the possible interaction among three dipoles: the dipole at the M-D interface, the dipole at the interface between the silicate layer (MeSiO) and the interfacial SiO<sub>2</sub>, and the dipole formed through the oxygen vacancy (Vo) mechanism [2].



Fig. 8.1 V<sub>fb</sub> dependence on annealing ambient as a function of the Pt ratio ( $R_{Pt}$ ) in the W-Pt mixture metal gate. The V<sub>fb</sub> curves for all annealing conditions cross over at  $R_{Pt}$ =0.46. The annealing conditions are:(1) FGA at 450 °C, (2) FGA at 450 °C+OGA at 250 °C with OGA annealing times of 10 min, 2 and 24 h, and

(3) FGA at 450 °C +OGA at 300 °C/30min+FGA at 450 °C. FGA was performed for 30 min. The resistivity of the *p*-type Si is 0.01–0.02  $\Omega$  cm [1].

### 8.2 $V_{fb}$ shift analysis: comparison of different gate stacks with W gate 8.2.1 $V_{fb}$ shift analysis: the effect of the different interfaces (W/HfO<sub>2</sub>, W/Me<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>/SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>)

Gate structures of S5, S6, S7 and S8 in Chapter 7 were shown here again to compare the effect of the different interfaces (Fig.8.2). S5 and S6 focus on W-HfO<sub>2</sub> and W/Me<sub>2</sub>O<sub>3</sub>, and S7 and S8 on HfO<sub>2</sub>/SiO<sub>2</sub> and Me<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>. As can be seen that V<sub>fb</sub> of S5 and S6 are almost same for Me=Gd, Y and Dy. The large negative V<sub>fb</sub> shift was observed for both S7 and S8. The same V<sub>fb</sub> shift in S5 and S6 indicated the contribution from the dipole moments at W/HfO<sub>2</sub> and W/Me<sub>2</sub>O<sub>3</sub> was same. The negative V<sub>fb</sub> shift was due to the direct contact interaction between Me<sub>2</sub>O<sub>3</sub> and the beveled SiO<sub>2</sub> layer.

<u>S6</u>			<u></u>
S5	1.5nm Me <sub>2</sub> O <sub>3</sub>	S7	5.0nm HfO <sub>2</sub>
5.0nm HfO <sub>2</sub>	5.0nm HfO <sub>2</sub>	1.5nm Me <sub>2</sub> O <sub>3</sub>	1.5nm Me <sub>2</sub> O <sub>3</sub>
SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>
p-Si	p-Si	p-Si	p-Si

Fig. 8.2 Gate structures of S5, S6, S7 and S8.



Fig.8.3 (a)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Gd without and with PMA at 900 °C/1min/N<sub>2</sub>.



Fig.8.3 (b)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Y without and with PMA at 900 °C/1min/N<sub>2</sub>.



Fig.8.3 (c)  $V_{fb}$  of S5, S6, S7 and S8 with Me= Dy without and with PMA at 900 °C/1min/N<sub>2</sub>.





Fig. 8.4 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thicknesses of both  $Gd_2O_3$  and  $SiO_2$  while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.



Fig.8.5 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thickness of both  $Y_2O_3$  and SiO<sub>2</sub> while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.



Fig.8.6 The change of  $V_{fb}$  and EOT in S7 and S8 with varying the thicknesses of both  $Dy_2O_3$  and  $SiO_2$  while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm.

We further studied the  $V_{fb}$  shift by varying the thicknesses of both Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> in S7 and S8 while keeping the thickness of capping-HfO<sub>2</sub> in S8 at 5.0nm (Fig.8.5-7). Between S7 and S8, the negative  $V_{fb}$  shift was larger in S7 without PMA. It became larger in S8 for thick Me<sub>2</sub>O<sub>3</sub> layers and thick beveled SiO<sub>2</sub> layers (the diffusion dominant region) after PMA. The trend change was very clear for  $Gd_2O_3$ . The underlying reason is still not clear yet. It might be related to the dipole change at the M-D interface related to W-O bonds [1].

### 8.3 $V_{\mbox{\scriptsize fb}}$ shift analysis: comparison of different gate stacks with Pt gate

### 8.3.1 Thick beveled SiO<sub>2</sub> layers

Fig.8.7 shows 12 gate stacks used to study the  $V_{fb}$  shift with Pt gate. The beveled SiO<sub>2</sub> layer was thermally grown. Me<sub>2</sub>O<sub>3</sub> was deposited by DC sputtering with Me=Gd, Y and Dy. The PDA condition was 500°C/5 min/N<sub>2</sub>. Pt gate (25nm) was deposited by DC sputtering and etched in HCl:HNO<sub>3</sub>=3:1 at 70°C. After the backside Al contact deposition, samples went through a forming gas annealing (FGA) at 450°C for 30 min. Then samples were divided into 2 splits, and one of them went through an oxygen gas annealing (OGA) at 400°C for 60 min.



Fig.8.7 Gate stacks used to study the  $V_{fb}$  shift with Pt gate for Me=Gd, Y and Dy. The thickness of Pt was 25nm deposited by sputtering. As shown in the figure, they correspond to S5, S6, S7 and S8, respectively.



Fig.8.8 V<sub>fb</sub> and EOT of 12 gate stacks for Me=Gd, Y and Dy after a FGA at 450  $^{\circ}$ C/30min and a sequent OGA at 400  $^{\circ}$ C/60 min. The beveled SiO<sub>2</sub> thickness was also shown in each figure.

Fig.8.8 shows V<sub>fb</sub> and EOT of 12 gate stacks (corresponding to four structures: S5, S6, S7 and S8) for Me=Gd, Y and Dy after a FGA at 450 °C/30min and a sequent OGA at 400 °C/60 min. The beveled SiO<sub>2</sub> thickness was about 4.0nm. It can be seen that the gate stacks corresponding to S7 and S8 have smaller V<sub>fb</sub> values than those corresponding to S5 and S6, indicating the negative V<sub>fb</sub> shift due to the dipole induced by Gd<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub>. The positive V<sub>fb</sub> shift after OGA was observed for all gate stacks due to the dipole change at the M-D interface [3]. From S5 and S6-type gate stacks, the order of the dipole change at M-D interfaces are Pt/Dy<sub>2</sub>O<sub>3</sub>~Pt/Y<sub>2</sub>O<sub>3</sub>>Pt/HfO<sub>2</sub>>Pt/Gd<sub>2</sub>O<sub>3</sub> after an OGA. The positive V<sub>fb</sub> shift is still much smaller than Pt/La<sub>2</sub>O<sub>3</sub> after an OGA [4]. The data in Fig. 8.8 (e), (f) and (g) also show that EOT almost did not increase after the OGA.

In the following we want to compare  $V_{fb}$  shift by capping a  $Gd_2O_3$  layer on gate dielectrics with a thin (1.3nm) and a thick beveled SiO<sub>2</sub> layer (4.4nm).

### 8.3.2 Thin beveled SiO<sub>2</sub> layers

Fig.8.9 shows  $V_{fb}$  and EOT of 12 gate stacks with  $Gd_2O_3$  capping after a FGA at 450 °C/30min and a sequent OGA at 400 °C/60min. Two different beveled SiO<sub>2</sub> thicknesses (1.3 and 4.4nm) were compared. For the 1.3nm beveled SiO<sub>2</sub> thickness, the positive  $V_{fb}$  shift of S7 and S8-type gate stacks after the OGA was smaller than that for the 4.4nm beveled SiO<sub>2</sub> thickness. At the

same time, a 0.2nm EOT increase was also observed. We explain the data by considering another dipole formation through oxygen vacancy (Vo) mechanism, which is expected to be important for thin beveled  $SiO_2$  layers [3]. It is also expected that for thin beveled  $SiO_2$  layers, the Vo mechanism would also enhance the dipole moment induced by  $Gd_2O_3$ , because it is sensitive to the oxygen deficiency. Fig.8.10 shows formation of three dipoles in a gate stack



Fig.8.9  $V_{fb}$  and EOT of 12 gate stacks for  $Gd_2O_3$  capping after a FGA at 450 °C/30min and a sequent OGA at 400°C/60min. The beveled SiO<sub>2</sub> thicknesses (1.3 and 4.4nm) were shown in each figure.



Fig.8.10 (L) schematic diagram of the dipole (**Id**) at the metal/dielectric (M-D) interface, and the dipole (**d**) at the interface between  $Gd_xSi_yO_z$  and the beveled  $SiO_2$ ; (R) for thin beveled  $SiO_2$  layers, the dipole (**Sd**) formation through Vo mechanism.

### 8.4 Summary

We have studied Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) capping on SiO<sub>2</sub> and HfO<sub>2</sub> with W and Pt metal gate. We have observed the V<sub>fb</sub> shift due to the dipole change at M-D interfaces for W and Pt after a forming gas anneal or an oxygen gas anneal. It is shown to be possible for additional dipole to form through the Vo mechanism for thin interfacial SiO<sub>2</sub> layers. The study suggests a new way to explore the possible interaction among the dipole at the M-D interface, the dipole at the interface between the silicate layer (MeSiO) and the interfacial SiO<sub>2</sub>, and the dipole formed through the oxygen vacancy (Vo) mechanism.

### **8.5 References**

[1] K. Ohmori, P. Ahmet, M. Yoshitake, T. Chikyow, K. Shiraishi, K. Yamabe,
H. Watanabe, Y. Akasaka, Y. Nara, K.-S. Chang, M. L. Green, K. Yamada,
"Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of HfO<sub>2</sub> gate stack structures", J. Appl. Phys. **101**, 084118 (2007).

[2] Supratik Guha and Vijay Narayanan, "Oxygen vacancies in high dielectric constant oxide-semiconductor films", Phys. Rev. Lett. **98**, 196101 (2007).

[3] Jamie Schaeffer, Sri Samavedem, Leonardo Fonseca, Cristiano Capasso, Olubunmi Odetutu, David Gilmer, Chris Hobbs, Eric Luckowski, Rich Gregory, Zhi-xiong Jiang, Yong Liang, Karen Moore, Darrell Roan, Bich-Yen Nguyen, Phil Tobin, Bruce White, "Investigation of Metal Gate Electrodes on HfO<sub>2</sub> Gate Dielectrics", Mat. Res. Soc. Symp. Proc. **811**, D4.1.1 (2004).

[4] K. Ohmori, P. Ahmet, K. Shiraishi, K. Yamabe, H. Watanabe, Y. Akasaka,
N. Umezawa1, K. Nakajima1, M.Yoshitake, T. Nakayama, K.-S. Chang, K. Kakushima, Y. Nara, M.L. Green, H. Iwai, K. Yamada, T. Chikyow,
"Controllability of Flatband Voltage in High-k Gate Stack Structures Remarkable Advantages of La<sub>2</sub>O<sub>3</sub> over HfO<sub>2</sub> –", 2006 International conference on Solid-State and Integrated Circuit Technology, pp. 376.

### **Chapter 9**

### XPS Study of Gate Metal Bonding State Change at the Metaldielectric Interface

### 9.1 Overview

In this chapter, XPS material analysis has been done  $Gd_2O_3$  capped gate stacks to understand the bonding state change. In addition, we propose an ex situ method to measure the binding energy profile of the metal element in a metal gate versus the distance to the metal/dielectric interface using XPS. It can provide us some very important information about the effective work function of the metal gate.

### 9.2 XPS technique

X-ray photoelectron spectroscopy (XPS) is a powerful tool to study bonding in high-k dielectrics. In XPS, a core electron is emitted into the free space by absorbing an x-ray photon. This emitted electron is called a photoelectron. The kinetic energy of the photoelectron is

$$KE_0 = h\upsilon - (BE_F + \phi_{sample}).$$
(1)

Here  $\phi_{sample}$  is the work function of the sample. BE<sub>F</sub> is the binding energy with respect to the Fermi level of the sample.


Fig.9.1 Schematic process of generating an x-ray photoelectron. Vacuum is the vacuum level.  $E_f$  is the Fermi level. VB is the top valence band.  $KE_0$  is the kinetic energy of the photoelectron.  $BE_F$  is the binding energy with respect to the Fermi level of the sample.

In XPS spectrum, intensities of photoelectrons versus  $BE_F$  or  $KE_0$  are measured. Due to different work function in the sample and the photoelectron spectrometer, the final kinetic energy (KE) is different from its initial value (KE<sub>0</sub>) when a photoelectron is just emitted from the sample. Fig.9.2 shows the energy diagram in XPS [1]. By grounding both the sample and the spectrometer, a common Fermi-level can be achieved in the sample and the spectrometer. In this way, the binding energy can be measured by

$$BE_{F} = h\upsilon - KE - \phi_{spec}.$$
 (2)

Here  $\phi_{spec}$  is the work function of the spectrometer and KE is the electron kinetic energy measured by the spectrometer directly.



Fig.9.2 Kinetic energy measurement and binding energy reference in XPS.

Most often, the sample is not grounded and the charging causes the Fermi-level to float in the sample. So the binding energy changes from one experiment to another. In our experiment, we deposited a backside Al electrode and used a metal sample holder to ground the sample. However, for thick high-k dielectric layers, charging can not be removed completely even with the help of an electron neutral gun.

Assuming the sample has the same Fermi level with the spectrometer, Lebedinskii proposed a method to measure the effective work function of a metal gate on  $HfO_2[1]$ . If there is no chemical shift for Hf or O near the metal gate in a gate dielectric stack, then the binding energy shift will reflect the effective work function change of metal gate. In principle, this method works for XPS measurement with *in situ* metal gate deposition. In reality, however, it is often very difficult to judge whether there is chemical shift or not.

We propose an *ex situ* method to measure the binding energy profile of the metal element in a metal gate near the metal/dielectric interface using XPS. A gate stack can go through high temperature anneal and thus has a very high chemical shift of the metal binding energy near the metal/dielectric interface. For two different gate dielectrics with same metal as metal gates, if the binding energy profiles of the metal gates are almost same, it is proposed that the metal gates on two stacks should have the same effective work function. Although this method is not able to measure the effective work function directly, it can provide us some important information about the effective work function. We will show some data of TaN and Pt on HfO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub> capped gate stacks.

### 9.3 Experimental



Fig.9.3 Schematic diagram to measure bonding states of metal gate using XPS profiling by sputtering metal gate little by little.

In this experiment, we proposed a new method to study metal gate bonding change near metal-dielectric interface based on XPS. Fig.9.3 shows the schematic diagram. Far from the metal-dielectric (M-D) interface, the binding energy was determined by the intrinsic property of metal gate. By sputtering away metal little by little, we could measure the metal binding energy change versus the distance. This profile could give us some important information about the dipole at the M-D interface.

Fig.9.4 shows the binding energy shift versus sputter time for (a) Hf  $4f_{7/2}$  and Ta  $4f_{7/2}$  with TaN, and (b) Hf  $4f_{7/2}$  and Pt  $4f_{7/2}$  with Pt. The four studied stacks were S5: 5nm HfO<sub>2</sub>/4nm SiO<sub>2</sub>/p-Si, S6: 1.5nm Gd<sub>2</sub>O<sub>3</sub>/5nm HfO<sub>2</sub>/4nm SiO<sub>2</sub>/p-Si, S7: 1.5nm Gd<sub>2</sub>O<sub>3</sub>/4nm SiO<sub>2</sub>/p-Si and S8: 5nm HfO<sub>2</sub>/1.5nm Gd<sub>2</sub>O<sub>3</sub>/4.0nm SiO<sub>2</sub>/p-Si. They went through a FGA at 400°C/20min after contact

deposition. No PMA was performed. The top TaN and Pt thickness were 16 and 12nm, respectively. For TaN metal gate, the binding energy of Ta  $4f_{7/2}$  at the M-D interface is almost same for all four stacks, while for Pt metal gate, the binding energy of Pt  $4f_{7/2}$  for S7 is different from the other three stacks at the M-D interface. One reasonable explanation was the Si out-diffusion in S7, which altered the dipole at the M-D interface. Fig.9.5 shows there are two kinds of Pt bonding states near the M-D interface. The bonding state with the stronger intensity is chosen for Fig. 9.4 (b).

We have observed a large  $V_{fb}$  shift in MOSCAPs with Pt metal gate upon an OGA. It suggests that the Pt bonding state changes after an OGA. It is desirable to use this method to study Pt bonding states at the M-D interface after an OGA in the future.



Fig.9.4 The binding energy versus sputter time: (a) Hf  $4f_{7/2}$  and Ta  $4f_{7/2}$  and (b) Hf  $4f_{7/2}$  and Pt  $4f_{7/2}$ . The take-off angle was 45 °.



Fig.9.5 The binding energy versus sputter time: (a) Hf  $4f_{7/2}$  and Ta  $4f_{7/2}$  and (b) Hf  $4f_{7/2}$  and Pt  $4f_{7/2}$ . The take-off angle was 45 °.

### 9.4 Summary

We have used XPS to study the bonding states in  $Gd_2O_3$  capped SiO<sub>2</sub> gate stacks. We have found that capping a layer of  $Gd_2O_3$  on SiO<sub>2</sub> resulted in silicide or silicate formation. For a thin interfacial SiO<sub>2</sub> layer, thick  $Gd_2O_3$  layers enhanced the Si oxidation after high temperature annealing. Some Si atoms are found to diffuse to the outmost surface layer. Finally we propose a new method to study metal gate bonding change near the metal-dielectric interface based on XPS. We have applied this method to TaN and Pt metal gate on  $Gd_2O_3$ -capped gate dielectrics.

# 9.5 References

[1] Yuri Lebedinskii , Andrei Zenkevich, Evgeni P. Gusev, "Measurements of metal gate effective work function by x-ray photoelectron spectroscopy", J. Appl. Phys. **101**, 074504 (2007).

# Chapter 10

### **Summary and Future Work**

### **10.1 Summary**

Continuing to scale down the transistor size makes the introduction of high-k dielectric necessary. However, there are a lot of problems with high-k transistors such as bad reliability and Fermi-level pinning. In HfO<sub>2</sub>, low crystallization temperature, defects or charges in the bulk HfO<sub>2</sub> and low quality of the Si/HfO<sub>2</sub> interface cause bad reliability. Fermi-level pinning causes the problem of high threshold voltages.

In chapter 2, forming  $Hf_{1-x}Ta_xO$  through doping  $HfO_2$  with Ta is used to improve the crystallization temperature. Electron mobility is shown to increase with the increase of the crystallization temperature. The highest crystallization temperature and the maximum mobility is observed at x=0.4.

In chapter 3, the fluorine passivation of high-k dielectrics is studied. The bonding energy (5.81 eV) for a single Si-F is much larger than that (3.6 eV) for a single Si-H bond. With fluorine passivation, the electron mobility was shown to improve in NMOSFETs with gate stacks of poly-Si/TaN/HfO<sub>2</sub>/Si-substrate with thin TaN layers. Inserting a 1.5nm layer of HfSiON between TaN and HfO<sub>2</sub> completely blocked the fluorine atoms so that they could not reach the Si

interface. Thus, no mobility improvement was observed even with fluorine implantation.

In order to get a low threshold voltage, mechanisms of Fermi level pinning (FLP) in high-k gate stacks must be studied. We summarize three FLP mechanisms: (1) the dipole formation at the interface between metal gate and high-k dielectric due to hybridization, 2) the dipole formation through oxygen vacancy (Vo) mechanism, which is especially important for poly-Si and p-metal after high-temperature anneal, (3) the dipole formation at the interface between high-k dielectric and interfacial SiO<sub>2</sub>. It is not a FLP according to the strict definition of FLP. We take it as one FLP mechanism because the dipole induced by this mechanism has the similar effect to the flatband voltage or threshold voltage as the dipoles induced by the other two mechanisms.

For poly-Si/HfO<sub>2</sub> interface, the FLP is through the Vo mechanism. For PMOSFETs with metal gate and high-k dielectrics, the roll-off of the flatband voltage ( $V_{fb}$ ) at low EOT is also caused by the FLP through the Vo mechanism. Changing the metal and high-k dielectric combination may change the dipole at metal/high-k dielectric interface and thus change the  $V_{fb}$ .

Experimentally, it is found that capping a thin layer of lanthanide oxides  $(Me_2O_3)$  on SiO<sub>2</sub> and HfO<sub>2</sub> with TaN, TiN and TaC metal gate causes the V<sub>fb</sub> to shift negatively; With Pt metal gate, it causes V<sub>fb</sub> to shift positively after an oxygen gas anneal (OGA) due to the dipole change at Pt/high-k interfaces.

Pt/La<sub>2</sub>O<sub>3</sub> interface gives a higher positive  $V_{fb}$  shift than Pt/HfO<sub>2</sub> interface. The rest of dissertation (from chapter 4 to 9) focuses on the mechanism of  $V_{fb}$  shift by capping a thin layer of Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y and Dy) on SiO<sub>2</sub> and HfO<sub>2</sub> with TaN, W and Pt metal gate. For a full understanding of the  $V_{fb}$  shift, all three FLP mechanisms must be considered. Experiments have been designed to examine the contribution of each mechanism.

We rule out MeHfO, MeSiO and the dipole change at TaN/Me<sub>2</sub>O<sub>3</sub> as the reason of the negative  $V_{fb}$  shift. We show that the direct contact interaction between Me<sub>2</sub>O<sub>3</sub> and the interfacial SiO<sub>2</sub> is one of the reasons of the negative  $V_{fb}$  shift with TaN. A silicate layer (MeSiO) forms due to the reaction between Me<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>, and a dipole is proposed to form at the interface of MeSiO/SiO<sub>2</sub>. An XPS (X-ray photoelectron spectroscopy) study of Gd<sub>2</sub>O<sub>3</sub> capping on SiO<sub>2</sub> indicates clear Si, O and Gd related bonding configuration change at the interface between Me<sub>2</sub>O<sub>3</sub> (or MeSiO) and the interfacial SiO<sub>2</sub>. So the bonding configuration change is the root cause to the dipole formation. When there is an oxygen deficiency in Me<sub>2</sub>O<sub>3</sub> formed during Me<sub>2</sub>O<sub>3</sub> deposition, another dipole formation through oxygen vacancy mechanism can also be observed. NMOSFETs with Me<sub>2</sub>O<sub>3</sub> capping layers on SiO<sub>2</sub> have been fabricated. Comparing with the HfO<sub>2</sub>-only device, the Me<sub>2</sub>O<sub>3</sub> capping does not degrade the electron mobility.

The V<sub>fb</sub> values of Pt/Me<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si are almost same as that of Pt/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si after a forming gas anneal (FGA) at 450°C/30min. The positive V<sub>fb</sub> shift component of Pt/Me<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si after a sequent oxygen 400°C/60min anneal (OGA) at has the following order: gas Y<sub>2</sub>O<sub>3</sub>~Dy<sub>2</sub>O<sub>3</sub>>HfO<sub>2</sub>>Gd<sub>2</sub>O<sub>3</sub>. However, in contrast with Pt/La<sub>2</sub>O<sub>3</sub>, the difference is not very large (<0.2V) for Y<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub>. Pt metal gate with  $Me_2O_3$  capping provides us a system to study the interaction between the dipole induced by Me<sub>2</sub>O<sub>3</sub> capping and the dipole at Pt/dielectric interface. For small EOT (thin interfacial SiO<sub>2</sub>), another dipole formation through oxygen vacancy mechanism is expected to happen. In this case, all three FLP mechanisms must be considered.

We also propose a new method to study metal gate bonding change at metal-dielectric interface based on XPS. Far from the metal/dielectric interface, the binding energy is determined by the intrinsic property of metal gate. By sputtering away metal little by little, we can measure the metal binding energy change versus the distance. This profile can give us some important information about the dipole at the metal/dielectric interface.

### **10.2 Future work**

# 10.2.1 Clarifying the $V_{fb}$ shift of TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si versus the beveled SiO<sub>2</sub> thickness

In chapter 8, V<sub>fb</sub> value of TaN/5nm HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si versus the beveled SiO<sub>2</sub> thickness is not constant. V<sub>fb</sub> decreases with decreasing the SiO<sub>2</sub> thickness (<4.0nm), and decreases with increasing the SiO<sub>2</sub> thickness (>4.0nm). There are several reasons for this. One is due to the SiO<sub>2</sub> growth recipe. Due to equipment limitation, the beveled SiO<sub>2</sub> (<4.0nm) was thermally grown at 700 °C in a furnace in N<sub>2</sub> with a short time. The thick beveled SiO<sub>2</sub> (≥4.0nm) was thermally grown at 850 °C in a furnace in O<sub>2</sub> with the time longer than 5min. As the gate stack of TaN/5nm HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si is the reference to study the V<sub>fb</sub> shift by capping Me<sub>2</sub>O<sub>3</sub> on SiO<sub>2</sub> and HfO<sub>2</sub> based high-k dielectrics, the V<sub>fb</sub> shift of TaN/5nm HfO<sub>2</sub>/SiO<sub>2</sub>/p-Si versus the beveled SiO<sub>2</sub> thickness must be clarified.

# **10.2.2** Clarifying the dipole formation at the interface between MeSiO and the interfacial SiO<sub>2</sub> on the atomic scale

We have shown that the negative  $V_{fb}$  shift induced by  $Me_2O_3$  capping is caused by a dipole formation at the interface between MeSiO and the interfacial SiO<sub>2</sub>. However, the picture of the dipole formation on the atomic scale is still not available. In Fig. 7.8-10, chapter 7, the magnitude of the negative  $V_{fb}$  shift after PMA is seen to increase with increasing of Me<sub>2</sub>O<sub>3</sub> thickness. A rough interface between MeSiO and SiO<sub>2</sub> and the extending of crystallite grains of Me<sub>2</sub>O<sub>3</sub> into SiO<sub>2</sub> might be the reasons. A TEM analysis will be helpful to answer the question.

Another important question is that at what thickness of the  $Me_2O_3$  capping layer, the  $V_{fb}$  shift starts to saturate. Before PMA, the  $V_{fb}$  shift saturates when  $Me_2O_3$  thickness is larger than 1.5nm from Fig.7.8-10. After PMA, the  $V_{fb}$  shift does not saturate even for 4.5nm  $Me_2O_3$  (Fig.7.8-10). What causes this difference? It is the half part of the dipole:  $Me_2O_3$ . What happens to the other part of the dipole:  $SiO_2$ ? What is the effect on the  $V_{fb}$  shift if small amounts of Me diffuse into  $SiO_2$ ?

### 10.2.3 Further study of V<sub>fb</sub> shift of Me<sub>2</sub>O<sub>3</sub> capping with Pt metal gate

For thick interfacial SiO<sub>2</sub> layers,  $V_{fb}$  study of Me<sub>2</sub>O<sub>3</sub> capping with Pt metal gate after a FGA or an OGA gives us an opportunity to explore the interaction between the dipole induced by Me<sub>2</sub>O<sub>3</sub> capping and the dipole at Pt/dielectric interface. For small EOT (thin interfacial SiO<sub>2</sub>), another dipole formation through the Vo mechanism is expected to happen. Further V<sub>fb</sub> study of Me<sub>2</sub>O<sub>3</sub> capping with Pt metal gate after a FGA or an OGA will let us study the interaction among three dipoles formed through three different FLP mechanisms.

# **10.2.4** Further XPS study of binding energy profile of the metal element in a metal gate

We propose an *ex situ* method to measure the binding energy profile of the metal element in a metal gate near the metal/dielectric interface using XPS. Although this method is not able to measure the effective work function directly, it can provide us some important information about the effective work function. A gate stack can go through a high temperature anneal and thus might have a very high chemical shift of the metal binding energy near the metal/dielectric interface. For two different gate dielectrics, if the binding energy profiles of the metal gate are almost same, it is proposed that the metal gate should have the same effective work function on the two different gate stacks. Further work is needed to examine this hypothesis.

## **Appendix: Publications**

### Journal papers:

[1] **Zhang, M.H.**; Rhee, S.J.; Kang, C.Y.; Choi, C.H.; Akbar, M.S.; Krishnan, S.A.; Lee, T.; Ok, I.J.; Zhu, F.; Kim, H.S.; Lee, Jack C. "Improved electrical and material characteristics of HfTaO gate dielectrics with high crystallization temperature", Appl. Phys. Lett. **87**, 232901 (2005).

[2] Zhang, M.H.; Ok, I.J.; Kim, H.S.; Zhu, F.; Lee, T.; Thareja, G.; Yu, L.; Lee, Jack C., "Characteristics of sputtered Hf<sub>1-x</sub>Si<sub>x</sub>O<sub>2</sub>/Si/GaAs gate stacks", Appl. Phys. Lett. 89, 042902 (2006).

[3] **M. H. Zhang**, F. Zhu, T. Lee, H. S. Kim, I. J. Ok, G. Thareja, L. Yu, and Jack C. Lee, "Fluorine passivation in poly-Si/TaN/HfO<sub>2</sub> through ion implantation", Appl. Phys. Lett. **89**, 142909 (2006).

[4] **M. H. Zhang**, M. Oye, B. Cobb, F. Zhu, H. S. Kim, I. J. Ok, J. Hurst, S. Lewis, A. Holmes, J. C. Lee, S. Koveshnikov, W. Tsai, M. Yakimov, V. Torkanov, S. Oktyabrsky, "Importance of controlling oxygen incorporation into HfO<sub>2</sub>/Si/n-GaAs gate stacks", J. Appl. Phys. **101**, 034103 (2007).

[5] **M. H. Zhang**, F. Zhu, H. S. Kim, I. J. Ok and Jack C. Lee, "Fluorine passivation in gate stacks of poly-Si/TaN/HfO<sub>2</sub> (and HfSiON/HfO<sub>2</sub>)/Si through gate ion implantation", IEEE Electron Device Letters, **28**, 195 (2007).

[6] **Manhong Zhang**, Feng Zhu, In-Jo Ok, Hyoung- Kim, Han Zhao, Sung-Il Park, Jung-Hwan Yum, and Jack C. Lee, "Mechanism of Flatband voltage shift in SiO<sub>2</sub> and Hf-based gate dielectric stacks by capping  $Gd_2O_3$ ", mitted to IEEE Electron Device Letters.

### **Conference papers:**

[1] Manhong Zhang, F. Zhu, I. J.Ok, H. S. Kim, L.Yu, M. Oye, J.Hurst,

B. Cobb, S. Lewis, A. Holmes and Jack C. Lee, Criticality of controlling oxygen incorporation into HfO<sub>2</sub>/Si/GaAs gate stacks", Oral presentation on IEEE Semiconductor Interface Specialists Conference 2006, S6.4.

[2] **Manhong Zhang,** Feng Zhu, In-Jo Ok, Hyoung- Kim, Han Zhao, Jack C. Lee "Mechanism of flatband voltage shift in  $SiO_2$  and Hf-based gate dielectric stacks by capping  $Gd_2O_3$ ", Oral presentation on IEEE Semiconductor Interface Specialists Conference 2007.

[3] **Manhong Zhang,** Feng Zhu, In-Jo Ok, Hyoung- Kim, Han Zhao, Jack C. Lee "Mechanism of flatband voltage shift capping Me<sub>2</sub>O<sub>3</sub> (Me=Gd, Y, Dy)", accepted by DRC 2008.

## **Bibliography**

[1] Gerald Marcyk, Robert Chau, "New Transistors for 2005 and Beyond", http://www.intel.com/technology/architecture-silicon/silicon.htm.

[2] C. Leroux, P. Mur, N. Rochat, D. Rouchon, R. Truche, G. Reimbold, G. Ghibaudo, "Characterization and modeling of nanometric SiO<sub>2</sub> dielectrics", Microelectronic Engineering **72**, 121 (2004).

[3] Mark T. Bohr, Robert S. Chau, Tahir Ghani, and Kaizad Mistry, "high-k solution", IEEE spectrum, 44, 29 (2007).

[4] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant,
L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R.
Rai, L. Hebert, H. Tseng, B. White and P. Tobin, "Fermi Level Pinning at the
PolySi/Metal Oxide Interface", 2003 VLSI 2003, pp.9

[5] Diefeng Gu, Sandwip K. Dey, Prashant Majhi, "Effective work function of Pt, Pd, and Re on atomic layer deposited HfO<sub>2</sub>", Appl. Phys. Lett., 89, 082907 (2006).

[6] V. Narayanan, V. K. Paruchuri, E. Cartier, B. P. Linder, N. Bojarczuk, S. Guha, S. L. Brown, Y. Wang, M. Copel, T. C. Chen, "Recent advances and current challenges in the search for high mobility band-edge high-k/metal gate stacks", Microelectronic Engineering 84, 1853 (2007).

[7] J. Tersof, "Schottky barrier heights and the continuum of gap states, "Phys. Rev. Lett. 84, 465 (1984).

[8] Yee-Chia Yeo, Tsu-Jae King, and Chenming Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology", J. Appl. Phys. 92, 7266 (2002).

[9] K. Shiraishi, Y. Akasaka, S. Miyazaki, T. Nakayama, T. Nakaoka, G. Nakamura, K. Torii, H. Furutou, A. Ohta, P. Ahmet, K. Ohmori, H. Watanabe, T. Chikyow, M. L. Green, Y. Nara, and K. Yamada, "Universal theory of

workfunction at metal/Hf-based high-k dielectrics interface \_\_Guiding principles for gate metal selection\_\_\_", 2005 IEDM Tech. Digest, p.43.

[10] K. Ohmori, P. Ahmet, M. Yoshitake, T. Chikyow, K. Shiraishi K. Yamabe, H. Watanabe, Y. Akasaka and Y. Nara, K.-S. Chang, M. L. Green, and K. Yamada "Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of  $HfO_2$  gate stack structures", J. Appl. Phys. **101**, 084118 (2007).

[11] Kenji Shiraishi, Keisaku Yamada, Kazuyoshi Torii, Yasushi Akasaka, Kiyomi Nakajima, Mitsuru Konno, Toyohiro Chikyow, Hiroshi Kitajima, Tsunetoshi Arikado, Yasuo Nara, "Oxygen-vacancy-induced threshold voltage shifts in Hf-related high-k gate stacks", Thin Solid Films **508**, 305(2006).

[12] Kenji Shiraishi, Yasushi Akasaka, Naoto Umezawa, Yasuo Nara, Keisaku Yamada, Hideki Takeuchi, Heiji Watanabe, Toyohiro Chikyow and Tsu-Jae King Liu, Theory of Fermi level pinning of high-k dielectrics", SISPAD 2006, pp 306.

[13] Yasushi Akasaka, Genji Nakamura, Kenji Shitaishi, Naoto Umezawa, Kikuo Yamabe, Osamu Ogawa, Myoungbum Lee, Toshio Amiaka, Tooru Kasuya, Heiji Wantanabe, Toyohiro Chiyow, Fumio Ootsuka, Yasuo Nara and Kunio Nakamura, "Modified Oxygen Vacancy Induced Fermi Level Pinning Model Extendable to P-Metal Pinning", Jpn. J. App. Phy. **45**, L1289 (2006).

[14] H. N. Alshareef, M. Quevedo-Lopez, H. C. Wen, R. Harris, P. Kirsch, P. Majhi, B. H. Lee, and R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Work function engineering using lanthanum oxide interfacial layers", Appl. Phys. Lett. **89**, 232103 (2006).

[15] S. Guha, V. K. Paruchuri, M. Copel, V. Narayanan, Y. Y. Wang, P. E. Batson, N. A. Bojarczuk, B. Linder, and B. Doris, "Examination of flatband and threshold voltage tuning of  $HfO_2$  /TiN field effect transistors by dielectric cap layers", Appl. Phys. Lett. **90**, 092902 (2007).

[16] P. Sivaramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A. Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J. Lichtenwalner, J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007 pp. 68.

[17] X.P.Wang, H.Y.Yu, M.-F.Li, C.X.Zhu, S. Biesemans, Albert Chin, Y.Y. Sun, Y.P.Feng, Andy Lim, Yee-Chia Yeo, Wei Yip Loh, G. Q. Lo and Dim-Lee Kwong, "Wide  $V_{fb}$  and  $V_{th}$  tubability for Metal-Gated MOS devices with HfLaO gate dielectrics", Electron Device Letters, **28**, 258 (2007).

[18] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. 89, 5243 (2001).

[19] G. Lucovsky, J. Vac. Sci. Technol. A 19, 1553 (2001).

[20] M. Houssa and M. Heyns, in High- Gate Dielectrics, edited by M. Houssa (IOP, Bristol, 2004), p. 3.

[21] L. Kang, Y. Jeon, K. Onishi, B. H. Lee, W-J. Qi, R. Nieh, S. Gopalan, and J. C. Lee, Tech. Dig. - Int. Electron Devices Meet. , 117 (2000).

[22]S. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, L. Colombo, Tech. Dig. --Int. Electron Devices Meet., 939 (2003).

[23]M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, A. Takashima, M. Suzuki, C. Hongo, S. Inumiya, Tech. Dig. - Int. Electron Devices Meet., 849 (2002).

[24]C. Choi, C. S. Kang, C. Y. Kang, R. Choi, H. J. Cho, Y. H. Kim, S. J. Rhee, M. Akbar, and Jack C. Lee, VLSI Tech., 214(2004).

[25] Xiongfei Yu, Chunxiang Zhu, X. P. Wang, M. F. Li, Albert Chin, A. Y. Du.W.D. Wang, Dim-Lee Kwong, Symp. VLSI Tech., 110(2004).

[26] Se Jong Rhee, Chang Seok Kang, Chang Hwan Choi, Chang Yong Kang, Siddarth Krishnan, Manhong Zhang, Mohammad S. Akbar and Jack C. Lee, Tech. Dig. - Int. Electron Devices Meet., 837(2004).

[27] S. Zafar, A. Kumar, E. Gusev, and E. Cartier, "Threshold voltage instabilities in high-k gate dielectric stacks," IEEE Trans. Device Mater. Rel., 5, 45 (2005).

[28] Jack C. Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. Choi, M. Abkar, "High-k dielectrics and MOSFET characteristics,". In IEDM Tech. Dig., 2003, pp. 4.4.1-4.4.4.

[29] C. Hu, S. C. Tam, F. C. Hsu, P.-K. Ko, T. Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation—Model, monitor, and improvement", IEEE Trans. Electron Devices, 32, 375 (1985).

[30] David Humbird and David B. Graves, "Improved interatomic potentials for silicon–fluorine and silicon–chlorine," *Journal of Chemical Phys.*, vol. 120, no. 5, pp. 2405-2412, Feb. 2004.

[31] H.-H.Tseng, P.J. Tobin, E.A. Hebert, S. Kalpat, M.E. Ramon, L.Fonseca, Z.
X. Jiang, J.K. Schaeffer, R. I. Hedge, D. H. Triyso, C. C. Capasso, O. Adetutu,
D. Sing, J. Conner, E. Luckowski, B. W. Chan, A. Haggag, S. Backer, R. Noble,
M. Jahanbani, Y.H. Chiu, B.E. White, "Defect Passivation with Fluorine in a TaxCy/High-K Gate Stack for Enhanced Device Threshold Voltage Stability and Performance", IEDM Tech. Dig. 2005, pp. 696-699.

[32] M. Inoue, S. Tsujikawa, M. Mizutani, K.Nomura, T. Hayashi, K. Shiga, J. Yugami, J. Tsuchimoto, Y. Ohno and M. Yoneda, "Fluorine Incorporation into HfSiON Dielectric for Vth Control and Its Impact on Reliability for Poly-Si Gate pFET," in IEDM Tech. Dig. 2005, pp. 413-416.

[33] Kang-ill Seo, Raghavasimhan Sreeenivasan, Paul C. McIntyre, and Krishna C. Saraswat, "Improvement in High-*k* (HfO<sub>2</sub>/SiO<sub>2</sub>) Reliability by Incorporation of Fluorine", in IEDM Tech. Dig. 2005, pp. 417-420.

[34] http://www.srim.org.

[35] H. J. Cho, H. L. Lee, S. G. Park, H. B. Park, T. S. Jeon, B. J. Jin, S. B. Kang, S. G. Lee, Y. P. Kim, I. S. Jung, J. W. Lee, J. H. Choi, Y.S. Jeong, Y. G. Shin, U. I. Chung and J. T. Moon, "The Effects of TaN Thickness and Strained substrate on the Performance and PBTI Characteristics of Poly-Si/TaN/HfSiON MOSFETs," in IEDM Tech. Dig. 2004, pp. 503-506.

[36] J. Tersof, "Schottky barrier heights and the continuum of gap states", Phys. Rev. Lett. **84**, 465 (1984).

[37] M Yee-Chia Yeo, Tsu-Jae King, and Chenming Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology", J. Appl. Phys. **92**, 7266 (2002);

[38] K. Shiraishi, Y. Akasaka, S. Miyazaki, T. Nakayama, T. Nakaoka, G. Nakamura, K. Torii, H. Furutou, A. Ohta, P. Ahmet, K. Ohmori, H. Watanabe, T. Chikyow, M. L. Green, Y. Nara, and K. Yamada, "Uinversal theory of workfunction at metal/Hf-based high-k dielectrics interface \_\_Guiding principles for gate metal selection\_", 2005 IEDM Tech. Digest, p.43.

[39] Yuri Lebedinskii , Andrei Zenkevich, Evgeni P. Gusev, "Measurements of metal gate effective work function by x-ray photoelectron spectroscopy", J. Appl. Phys. **101**, 074504 (2007)

[40] Kenji Shiraishi, Keisaku Yamada, Kazuyoshi Torii, Yasushi Akasaka, Kiyomi Nakajima, Mitsuru Konno, Toyohiro Chikyow, Hiroshi Kitajima, Tsunetoshi Arikado, Yasuo Nara, "Oxygen-vacancy-induced threshold voltage shifts in Hf-related high-k gate stacks", Thin Solid Films **508**, 305 (2006).

[41] Kenji Shiraishi, Yasushi Akasaka, Naoto Umezawa, Yasuo Nara, Keisaku Yamada, Hideki Takeuchi, Heiji Watanabe, Toyohiro Chikyow and Tsu-Jae King Liu, "Theory of Fermi level pinning of high-k dielectrics", SISPAD 2006, pp 306.

[42]Yasushi Akasaka, Genji Nakamura, Kenji Shitaishi, Naoto Umezawa, Kikuo Yamabe, Osamu Ogawa, Myoungbum Lee, Toshio Amiaka, Tooru Kasuya, Heiji Wantanabe, Toyohiro Chiyow, Fumio Ootsuka, Yasuo Nara and Kunio Nakamura, "Modified Oxygen Vacancy Induced Fermi Level Pinning Model Extendable to P-Metal Pinning", Jpn. J. App. Phy. **45**, L1289(2006).

[43] Supratik Guha and Vijay Narayanan, "Oxygen vacancies in high dielectric constant oxide-semiconductor films", Phys. Rev. Lett. **98**, 196101 (2007).

[44]A. S. Foster, A. L. Shluger, and R.M. Nieminen "Mechanism of Interstitial Oxygen Diffusion in Hafnia", Phys. Rev. Lett., **89**, 225901-1 (2002).

[45]A. S. Foster, F. Lopez Gejo, A. L. Shluger, and R.M. Nieminen "Vacancy and interstial defects in hafnia", Phys. Rev. B, **65**, 174117 (2002).

[46] Peter Broqvist and Alfredo Pasquarello, "Oxygen vacancy in monoclinic HfO<sub>2</sub>: A consistent interpretation of trap assisted conduction, direct electron injection, and optical absorption experiments", Appl. Phys. Lett. **89**, 262904 (2006).

[47] Nathalie Capron, Peter Broqvist and Alfredo Pasquarello, "Migration of oxygen vacancy in HfO<sub>2</sub> and across the HfO<sub>2</sub>/SiO<sub>2</sub> interface: A first-principles investigation", Appl. Phys. Lett. **91**, 192905 (2007).

[48] Angelo Bongiorno and Alfredo Pasquarello, "Atomic-scale modelling of kinetic processes occurring during silicon oxidation", J. Phys.: Condens. Matter **17**, S2051 (2005)

[49] J. L. Gavartin, D. Muñoz Ramo, and A. L. Shluger, G. Bersuker and B. H. Lee, "Negative oxygen vacancies in HfO<sub>2</sub> as charge traps in high-k stacks", Appl. Phys. Lett. **89**, 082908 (2006).

[50] Chunguang Tang and Ramamurthy Ramprasad, "*Ab initio* study of oxygen interstitial diffusion near Si:HfO<sub>2</sub> interfaces", Phys. Rev. B **75**, R241302 (2007).

[51] C. Tang, B. Tuttle, and R. Ramprasad, "Diffusion of O vacancies near Si:HfO<sub>2</sub> interfaces: An ab initio investigation", Phys. Rev. B **76**, 073306 (2007).

[52] J.L. Gavartin, L. Fonseca, G. Bersuker, and A.L Shluger, "*Ab initio* modeling of structure and defects at the  $HfO_2/Si$  interface", Microelectronic Engineering, **80**, 412 (2005).

[53] M. H. Hakala and A. S. Foster, J. L. Gavartin, P. Havu, M. J. Puska, and R. M. Nieminen, "Interfacial oxide growth at silicon/high-k oxide interfaces: First principles modeling of the Si–HfO2 interface", J. Appl. Phys. 100, 043708 (2006).

[54] B. W. Busch, W. H. Schulte, E. Garfunkel, and T. Gustafsson, W. Qi, R. Nieh, and J. Lee, "Oxygen exchange and transport in thin zirconia films on Si (100)", Phys. Rev. B 62, R13290 (2000).

[55] S. Ferrari and G. Scarel, "Oxygen diffusion in atomic layer deposited ZrO<sub>2</sub> and HfO<sub>2</sub> thin films on Si (100)", J. Appl. Phys., **96**, 144 (2004).

[56] L. V. Goncharova,a\_ M. Dalponte, D. G. Starodub, and T. Gustafsson, E. Garfunkel, P. S. Lysaght, B. Foran, J. Barnett, and G. Bersuker, "Oxygen diffusion and reactions in Hf-based dielectrics", Appl. Phys. Lett. **89**, 044108 (2006).

[57] Ming Zhao, Kaoru Nakajima, Motofumi Suzuki, and Kenji Kimura, Masashi Uematsu, Kazuyoshi Torii, Satoshi Kamiyama, and Yasuo Nara, Heiji Watanabe, Kenji Shiraishi, Toyohiro Chikyow, Keisaku Yamada, "Isotopic labeling study of the oxygen diffusion in HfO<sub>2</sub> /SiO<sub>2</sub>/Si", Appl. Phys. Lett. **90**, 133510 (2007).

[58] Chun-Li Liu, "*Ab-Initio* Modeling of Boron and Oxygen Diffusion in Polycrystalline HfO<sub>2</sub> Films", phys. stat. sol. (b) **233**, 18 (2002).

[59] Noriyuki Miyata, "Two-step behavior of initial oxidation at HfO<sub>2</sub>/Si interface", Appl. Phys. Lett. **89**, 102903 (2006).

[60] Deok-Yong Cho and S.-J. Oh, Y. J. Chang and T. W. Noh, Ranju Jung and Jae-Cheol Lee, "Role of oxygen vacancy in HfO<sub>2</sub> /SiO<sub>2</sub>/Si (100) interfaces", Appl. Phys. Lett. **88**, 193502 (2006).

[61] Yasuhiro Abe, Noriyuki Miyata, Yasuhiro Shiraki, Tetsuji Yasuda, "Dipole formation at direct-contact HfO<sub>2</sub> /Si interface", Appl. Phys. Lett. **90**, 172906 (2007).

[62] T.W. Hickmott, "Dipole layers at the metal SiO<sub>2</sub> interface", J. Appl. Phys.51, 4269 (1980)

[63] Kunihiko Iwamoto, Yuuichi Kamimuta, Arito Ogawa, Yukimune Watanabe, Shinji Migita, Wataru Mizubayashi, Yukinori Morita, Masashi Takahashi, Hiroyuki Ota, Toshihide Nabatame, and Akira Toriumi, "Experimental evidence for the flatband voltage shift of high-*k* metal-oxidesemiconductor devices due to the dipole formation at the high-*k*/SiO<sub>2</sub> interface", Appl. Phys. Lett. **92**, 132907 (2008).

[64] W.A. Henle, M.G. Ramsey, F.P. Netzer, R. Cimino, W. Braun, and S. Witzel, "Reactions at the Gd-Si(111)7×7 interface: Promotion of Si oxidation", Phys. Rev. B, 42, 11073 (1990).

[65] R.N. Sharma and A. C. Rastogi, "Structure and composition of interfacial silicon oxide layer in chemical vapor deposited  $Y_2O_3$ -SiO<sub>2</sub> bilayer for metal-insulator semiconductor devices", J. Appl. Phys. **76**, 4215 (1994).

[66] H Ofner, F.P. Netzer and J. A. D. Matthew, "Rare earth metal-SiO<sub>2</sub>-Si interfaces monitored by Auger spectroscopy", J. Phys.: Condens. Matter **4**, 9795 (1992).

[67] C. Durand, C. Dubourdieu, C. Vallee, V. Loup, M. Bonvalot, and O. Joubert, H. Roussel, O. Renault, "Microstructure and electrical characterizations of yttrium oxide and yttrium silicate thin films deposited by pulsed liquid-injection plasma-enhanced metal-organic chemical vapor deposition", J. Appl. Phys. **96**, 1719 (2004).

[68] S.Y. Chiam, W. K. Chim, A.C.H. Huan, J. Zhang, J.S.Pan, "Coverage dependent reaction of yttrium on silicon and the oxidation of yttrium silicide

investigated by x-ray photoelectron spectroscopy", J. Vac. Sci. Technol. A, 25, 500 (2007).

[69] Feng Zhu, Se Jong Rhee, Chang Yong Kang, Chang Hwan Choi, Mohammad S. Akbar, Siddarth A. Krishnan, Manhong Zhang, Hyoung- Kim, Tackwhi Lee, Injo Ok, and Jack C. Lee, "Improving Channel Carrier Mobility and Immunity to Charge Trapping of High-K NMOSFET by Using Stacked Y<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> Gate Dielectric", Electron Device Letters, 26, 2005 (2005).

[70] Andy Eu-Jin Lim, Rinus T.P. Lee, Xin Peng Wang, Wan Sik Hwang, Chih Hang Tung, Ganesh S. Samudra, Dim-Lee Kwong and Yee-Chia Yeo, "Yttrium- and Terbium- based interlayer on SiO<sub>2</sub> and HfO<sub>2</sub> gate dielectrics for work function modulation of nickel fully silicided gate in nMOSFET", Electron Device Letters, 28, 462 (2007).

[71] Apurba Laha, H. J. Osten and A. Fissel, "Influence of interfacial layer composition on the electrical properties of eptiaxial G2O3 thin films for high-k application", Appl. Phys. Lett. 90, 113508 (2007).

[72] Se Jong Rhee, Hyoung- Kim, Chang Yong Kang, Chang Hwan Choi, M. S. Akbar, Manhong Zhang, Tackwhi Lee, Injo Ok, Feng Zhu, Siddarth A. Krishnan, and Jack C. Lee, "Structural Optimization and Electrical Characteristics of Ultra-thin Gadolinium (Gd<sub>2</sub>O<sub>3</sub>) Incorporated HfO<sub>2</sub> n-MOSFETs", Device Research Conference, 219 (2005).

[73] J. Petry, R. Singanamalla, K. Xiong, C. Ravit, E. Simoen, R. O'Connor, A. Veloso, C. Adelmann, S.Van Elshocht, V. Paraschiv, S. Brus, J.Van Berkum, S. Kubicek, K. De Meyer, S.Biesemans, J.C. Hooker, "Tuning PMOS Mo(O,N) metal gates to NMOS by addition of DyO capping layer", IEDM tech. dig., 329 (2007).

[74] V. S. Chang, L.-Å. Ragnarsson, G. Pourtois, R. O'Connor, C. Adelmann, S. Van Elshocht, A. Delabie, J. Swerts, N. Van der Heyden, T. Conard, H.-J. Cho, A. Akheyar, R. Mitsuhashi5, T. Witters, B. J. O'Sullivan, L. Pantisano, E. Rohr,

P. Lehnen, S. Kubicek , T. Schram, S. De Gendt, P. P. Absil, and S. Biesemans, "A  $Dy_2O_3$ -capped HfO<sub>2</sub> Dielectric and TaC<sub>x</sub>-based Metals Enabling Low-V<sub>t</sub> Single-Metal-Single-Dielectric Gate Stack", IEDM tech. dig., 535 (2007).

[75] Tackhwi Lee, Se Jong Rhee, Chang Yong Kang, Feng Zhu, Hyoung- Kim, Changhwan Choi, Injo Ok, Manhong Zhang, Siddarth Krishnan, Gaurav Thareja, and Jack C. Lee, "Structural Advantage for the EOT Scaling and Improved Electron Channel Mobility by Incorporating Dysprosium Oxide (Dy<sub>2</sub>O<sub>3</sub>) into HfO<sub>2</sub> n-MOSFETs", Electron Device Letters, 27, 640 (2006).

[76] Heiji Watanabe, Nobuyuki Ikarashi and Fuminori Ito, "La-silicate gate dielectrics fabricated by solid phase reaction between La metal and  $SiO_2$  underlayers", Appl. Phys. **83**, 3546 (2003).

[77] H. N. Alshareef, M. Quevedo-Lopez, H. C. Wen, R. Harris, P. Kirsch, P. Majhi, B. H. Lee, and R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Work function engineering using lanthanum oxide interfacial layers", Appl. Phys. Lett. **89**, 232103 (2006).

[78] S. Guha, V. K. Paruchuri, M. Copel, V. Narayanan, Y. Y. Wang, P. E. Batson, N. A. Bojarczuk, B. Linder, and B. Doris, "Examination of flatband and threshold voltage tuning of  $HfO_2$  /TiN field effect transistors by dielectric cap layers", Appl. Phys. Lett. **90**, 092902 (2007).

[79] P. Sivaramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A. Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J. Lichtenwalner, 1J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007 pp. 68.

[80] X.P.Wang, H.Y.Yu, M.-F.Li, C.X.Zhu, S. Biesemans, Albert Chin, Y.Y. Sun, Y.P.Feng, Andy Lim, Yee-Chia Yeo, Wei Yip Loh, G. Q. Lo and Dim-Lee

Kwong, "Wide  $V_{fb}$  and  $V_{th}$  tubability for Metal-Gated MOS devices with HfLaO gate dielectrics", Electron Device Letters, 28, 258 (2007).

[81] X.P.Wang, M. F.Li, Albert Chin, C.X.Zhu, Jun Shao, W. Lu, X.C. Shen, X.F. Yu, Ren Chi, C. Shen, A.C.H. Huan, J.S. Pan, A.Y. Du, Patric Lo, D.S.H. Chan, and Dim-Lee Kwong, "Physical and electrical characteristics of high-k gate dielectric  $Hf_{(1-x)}La_xO_y$ ", Solid State Electronics, 50, 986 (2006).

[82] K. Ohmori, P. Ahmet, K. Shiraishi, K. Yamabe, H. Watanabe, Y. Akasaka, N. Umezawa1, K. Nakajima1, M.Yoshitake, T. Nakayama, K.-S. Chang, K. Kakushima, Y. Nara, M.L. Green, H. Iwai, K. Yamada, T. Chikyow, "Controllability of Flatband Voltage in High-k Gate Stack Structures Remarkable Advantages of La<sub>2</sub>O<sub>3</sub> over HfO<sub>2</sub>", 2006 International conference on Solid-State and Integrated Circuit Technology, pp. 376.

[81] Y. Sugimoto, M. Kajiwara, K. Yamamoto, Y. Suehiro, D. Wang, and H. Nahashima, Appl. Phys. Lett., "Effective work function modulation of TaN metal gate on HfO<sub>2</sub> after postmetallization annealing", **91**, 112105 (2007).

[82] Y. Sugimoto, K. Yamamoto, and H. Nahashima, "Electrical and structural solution and Hf properties of TaN gate electrodes fabricated by wet etching using NH<sub>4</sub>OH/H<sub>2</sub>O metal hard mask", Jpn. J. Appl. Phys. **46**, L211 (2007)

[83] P. Sivaramani, T. S. Böscke, J. Huang, C. D.Young, P. D. Kirsch, S. A. Krishnan, M. A. Quevedo-Lopez, S. Govindarajan, B. S. Ju, H. R.Harris, D. J. Lichtenwalner, J. S. Jur, A. I. Kingon, J. Kim, B. E. Gnade, R. M. Wallace, G. Bersuker, B. H. Lee, and R. Jammy, "Dipole Moment Model Explaining nFET V<sub>t</sub> Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics", VLSI 2007 pp. 68.

[84] C. Durand, C. Dubourdieu, C. Vallee, V. Loup, M. Bonvalot, and O. Joubert, H. Roussel, O. Renault, "Microstructure and electrical characterizations of yttrium oxide and yttrium silicate thin films deposited by pulsed liquid-

injection plasma-enhanced metal-organic chemical vapor deposition", J. Appl. Phys. **96**, 1719 (2004).

[85] Haruhiko Ono, Tooru Katsumata, "Interfacial reactions between thin rareearth-metal oxide films and Si substrates", Appl. Phys. Lett. **78**, 1832 (2001).

[86] G. L. Molnar, G. Peto, Z. Vertesy, and E. Zsoldos, "Kinetic shape formation during Gd thin film and Si(100) solid phase reaction", Appl. Phys. Lett. **74**, 1672 (1999).

[87]H Ofner, F.P. Netzer and J. A. D. Matthew, "Rare earth metal-SiO2-Si interfaces monitored by Auger spectroscopy", J .Phys.: Condens. Matter **4**, 9795 (1992).

[88] Kunihiko Iwamoto, Yuuichi Kamimuta, Arito Ogawa, Yukimune Watanabe, Shinji Migita, Wataru Mizubayashi, Yukinori Morita, Masashi Takahashi, Hiroyuki Ota, Toshihide Nabatame, and Akira Toriumi, "Experimental evidence for the flatband voltage shift of high-*k* metal-oxidesemiconductor devices due to the dipole formation at the high-*k*/SiO<sub>2</sub> interface", Appl. Phys. Lett. **92**, 132907 (2008).

[89] James M. LeBeau, Jesse S. Jur, Daniel J. Lichtenwalner, H. Spalding Craft, Jon-Paul Maria, Angus I. Kingon, Dmitri O. Klenov, Joël Cagnon, and Susanne Stemmer, "High temperature stability of Hf-based gate dielectric stacks with rare-earth oxide layers for threshold voltage control", Appl. Phys. Lett. **92**, 112912 (2008).

[90] K. Ohmori, P. Ahmet, M. Yoshitake, T. Chikyow, K. Shiraishi, K. Yamabe, H. Watanabe, Y. Akasaka, Y. Nara, K.-S. Chang, M. L. Green, K. Yamada, "Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of HfO<sub>2</sub> gate stack structures", J. Appl. Phys. **101**, 084118 (2007).

[91] Supratik Guha and Vijay Narayanan, "Oxygen vacancies in high dielectric constant oxide-semiconductor films", Phys. Rev. Lett. **98**, 196101 (2007).

[92] Jamie Schaeffer, Sri Samavedem, Leonardo Fonseca, Cristiano Capasso, Olubunmi Odetutu, David Gilmer, Chris Hobbs, Eric Luckowski, Rich Gregory, Zhi-xiong Jiang, Yong Liang, Karen Moore, Darrell Roan, Bich-Yen Nguyen, Phil Tobin, Bruce White, "Investigation of Metal Gate Electrodes on HfO<sub>2</sub> Gate Dielectrics", Mat. Res. Soc. Symp. Proc. **811**, D4.1.1 (2004).

[93] K. Ohmori, P. Ahmet, K. Shiraishi, K. Yamabe, H. Watanabe, Y. Akasaka, N. Umezawa1, K. Nakajima1, M.Yoshitake, T. Nakayama, K.-S. Chang, K. Kakushima, Y. Nara, M.L. Green, H. Iwai, K. Yamada, T. Chikyow, "Controllability of Flatband Voltage in High-k Gate Stack Structures Remarkable Advantages of La<sub>2</sub>O<sub>3</sub> over HfO<sub>2</sub> –", 2006 International conference on Solid-State and Integrated Circuit Technology, pp. 376.

[94] Yuri Lebedinskii , Andrei Zenkevich, Evgeni P. Gusev, "Measurements of metal gate effective work function by x-ray photoelectron spectroscopy", J. Appl. Phys. **101**, 074504 (2007).

# VITA

Manhong Zhang was born in Yiyang County, P. R. China on September 1, 1969, the son of Qi'en Zhang and Miao Li. He received the Bachelor's degree in Physics from Huazhong Normal University, Wuhan, P. R. China, in 1991, and a Master's degree in Physics in University of Science and Technology of China, Hefei, P.R. China in 1994. He received the Ph.D in Physics in Institute of Physics, Chinese Academy of Sciences, Beijing, P. R. China in 1997. In August 2002, he started to pursue his Ph.D. in Electrical Engineering at the University of Texas at Austin. In Spring 2004, he received the Master of Science in Engineering from the University of Texas at Austin.

Permanent address: Yiyang County

Henan 471641

P. R. China

This dissertation was typed by author.