Abstraction techniques for verification of digital designs
| Title: | Abstraction techniques for verification of digital designs |
| Author: | Bhadra, Jayanta |
| Abstract: | Not available |
| Department: | Electrical and Computer Engineering |
| Subject: | Digital electronics |
| URI: | http://hdl.handle.net/2152/10538 |
| Date: | 2001-08 |
Files in this work
This work appears in the following Collection(s)
-
UT Electronic Theses and Dissertations
ETD is a collection of UT Austin authored electronic dissertations.