Abstraction techniques for verification of digital designs

Repository

Abstraction techniques for verification of digital designs

Show full record

Title: Abstraction techniques for verification of digital designs
Author: Bhadra, Jayanta
Abstract: Not available
Department: Electrical and Computer Engineering
Subject: Digital electronics
URI: http://hdl.handle.net/2152/10538
Date: 2001-08

Files in this work

Description: Restricted to EID users
Download File: bhadraj016.pdf
Size: 624.9Kb
Format: application/pdf

This work appears in the following Collection(s)

Show full record


Advanced Search

Browse

My Account

Statistics

Information